



AUDIO POWER & PROCESSING ICs

DATABOOK

1st EDITION

JUNE 1991

USE IN LIFE SUPPORT DEVICES OR SYSTEMS MUST BE EXPRESSLY AUTHORIZED

SGS-THOMSON PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF SGS-THOMSON Microelectronics. As used herein:

- 1. Life support devices or systems are those which (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided with the product, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can reasonably be expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

TABLE OF CONTENTS

INTRODUCTION	Page 4
ALPHANUMERICAL INDEX	6
SELECTION GUIDE	11
DATASHEETS	27
PACKAGES	1039

INTRODUCTION


CONTINUOUS INNOVATION IN AUDIO ICS

In 1969 SGS-THOMSON Microelectronics developed the world's first monolithic audio power amplifier. Since then the company has always remained at the forefront in this field, designing many ICs that have become worldwide standards like the TDA2005 and TDA2030 and searching continually for innovative solution in technology, circuit design and packages.

These are just some of the SGS-THOMSON innovations:

- * Fully complementary output stage thanks to new BTI technology; used in TDA7350 & TDA7360 (stereo) and TDA7370 (4 channel).
- * Clipping detector circuit; used in TDA7360, TDA7362, TDA7363.
- * High voltage bipolar technology used inTDA2050 & TDA2052.
- * Mixed Bipolar technology to reach 100V.
- * Pentawatt[®], HeptawatttTM, Multiwatt[®], PowerDIP and ClipwattTM power packages.

This technological leadership has brought with it an exceptional success in world markets: over the last 20 years SGS-THOMSON has sold almost 1.000.000.000 audio power amplifiers and production is still increasing yearly.



The TDA7370 a Unique Quad 6W Power Amplifier for Car-Radio.


INTRODUCTION

Audio amplifiers are just one part of the audio IC portfolio.SGS-THOMSON is also moving towards supplying global system solutions, developing a complete family of signal processing devices in CMOS and BiCMOS technologies.

Signal processing parts in this volume include:

- Digitally-controlled audio processors for car radio and TV applications (TDA73XX family).
- * Dedicated filter & decoder for the Radio Data System (TDA7330 & TDA7332).

If you are designing an audio system, follow the example of some of the world's leading equipment houses and choose integrated circuits from SGS-THOMSON, the technology leader. Whatever your application you'll probably find the best solution right here in this book.



A Stereo 20+20 W System Completely Controlled By a Serial Bus Audio Processor.

ALPHANUMERICAL INDEX -

Type Number	Function	Page Number
L272/M	Dual Power Operational Amplifiers	29
L272D	Dual Power Operational Amplifier	35
L2720/2/4	Low Drop Dual Power Operational Amplifiers	39
L2726	Low Drop Dual Power Operational Amplifier	47
L2750	Dual Low Drop High-Power Amplifier	51
L4901A	Dual 5V Regulator With Reset	59
L4902A	Dual 5V Regulator With Reset and Disable	69
L4903	Dual 5V Regulator With Reset and Disable	79
L4904A	Dual 5V Regulator With Reset	87
L4905	Dual 5V Regulator With Reset and Disable	95
L4915	Adjustable Voltage Regulator Plus Filter	103
L4916	Voltage Regulator Plus Filter	109
L4918	Voltage Regulator Plus Filter	115
LS204	High Performance Dual Operational Amplifiers	121
LS404	High Performance Quad Operational Amplifiers	131
M114A/AF	Digital Sound Generator	143
M114S/SF	Digital Sound Generator	161
M3004AB1	Remote Control Transmitter	179
M3004LAB1	Remote Control Transmitter	187
M3005AB1	Remote Control Transmitter	195
M3005LAB1	Remote Control Transmitter	203
M3006LAB1	Remote Control Transmitter	211
M145026/7/8	Remote Control Encoder/Decoder Circuits	219
TBA810P	7W Audio Amplifier	231
TBA810S	7W Audio Amplifier	235
TBA820M	1.2W Audio Amplifier	239
TCA3189	FM IF High Quality Radio System	243
TDA1151	Motor Speed Regulator	247
TDA1154	Motor Speed Regulator	253
TDA1220B	AM-FM Quality Radio	257
TDA1904	4W Audio Amplifier	273
TDA1905	5W Audio Amplifier + Mute	281
TDA1908	8W Audio Amplifier	293
TDA1910	10W Audio Amplifier + Mute	303
TDA2003	10W Car-Radio Amplifier	315
TDA2004A	10+10W Stereo Amplifier for Car-Radio	325
TDA2005	20W Bridge Amplifier for Car-Radio	333

ALPHANUMERICAL INDEX -

Type Number	Function	Page Number
TDA2006	12W Audio Amplifier	351
TDA2007	6+6W Stereo Amplifier	361
TDA2007A	6+6W Stereo Amplifier	367
TDA2008	12W Audio Amplifier	373
TDA2009	10+10W Quality Stereo Amplifier	381
TDA2009A	10+10W Quality Stereo Amplifier	391
TDA2030	14W Hi-Fi Audio Amplifier	401
TDA2030A	18W Hi-Fi Audio Amplifier	411
TDA2040	20W Hi-Fi Audio Amplifier	425
TDA2050	28W Hi-Fi Audio Amplifier	435
TDA2051	40W Hi-Fi Audio Amplifier	447
TDA2052	65W Hi-Fi Audio Amplifier With Mute/Stand-By	455
TDA2320A	Stereo Preamplifier	459
TDA2822	Dual 1.7 W Amplifier	469
TDA2822D	Dual 1W Amplifier	477
TDA2822M	Dual 1W Amplifier	481
TDA2824	Dual 1.7 W Amplifier	489
TDA2824S	Dual 1.7 W Amplifier	497
TDA3190	Complete TV Sound Channel	503
TDA3420/D	Dual Very Low-Noise Preamplifier	513
TDA4190	TV Sound Channel With DC Controls	519
TDA7211A	Low Voltage FM Front-End	531
TDA7220	Very Low Voltage AM/FM Radio	539
TDA7222	3V AM/FM Single-Chip Radio	551
TDA7227	Single-Chip AM/FM Radio With Front-End	557
TDA7231A	1.6W Audio Amplifier	561
TDA7233/D	1W Audio Amplifier + Mute	565
TDA7233S	1W Audio Amplifier + Mute	569
TDA7236/D	Very Low-Voltage Audio Bridge	573
TDA7240A	20W Amplifier for Car-Radio	577
TDA7241	20W Bridge Amplifier for Car-Radio	583
TDA7241B	20W Bridge Amplifier for Car-Radio	587
TDA7245	5W Audio Amplifier	593
TDA7246	10W Audio Amplifer + Mute and Stand-By	603
TDA7250	Hi-Fi Dual Driver	609
TDA7256	22W Bridge Amplifier	617
TDA7262	20+20W High-Quality TV Amplifier	625

- ALPHANUMERICAL INDEX -----

Type Number	Function	Page Number
TDA7271/72	High-Class Motor Speed Regulator	631
TDA7273/D	Stereo Cassette Playback System	647
TDA7274	Low-Voltage Motor Speed Regulator	653
TDA7275A	Motor Speed Regulator	659
TDA7282/D	Stereo Low-Voltage Cassette Preamplifier	663
TDA7284	Record/Playback Circuit With ALC	669
TDA7285	Complete Stereo Cassette Player	681
TDA7300	Digital Control Stereo Audio Processor	689
TDA7302	Digital Control Stereo Audio Processor	703
TDA7306	Digital Control Stereo Audio Processor	715
TDA7318	Digital Control Stereo Audio Processor	727
TDA7326	AM/FM Radio Frequency Synthesizer	739
TDA7330	RDS Demodulator + Filter	751
TDA7332	RDS Filter	755
TDA7350	Bridge/Stereo Amplifier for Car-Radio	759
TDA7350A	Bridge/Stereo Amplifier for Car-Radio	779
TDA7353	24W Bridge/Stereo Amplifier for Car-Radio	799
TDA7360	Bridge/Stereo Amplifier + Clipping Detector	819
TDA7361	Low Voltage NBFM IF System	839
TDA7362	Stereo Amplifier + Clipping Detector	845
TDA7363	24W Bridge/Stereo + Clipping Detector	863
TDA7370	Quad Power Amplifier for Car-Radio	881
TDA7374	Dual Bridge Amplifier for Car-Radio	897
TDA8190	TV Sound Channel With DC Controls	909
TDA8191	TV Sound Channel	921
TDA8192	Multistandard AM/FM Sound IF for TV	927
TDA8196	Audio Switch & DC Volume Control	931
TDA8199	Stereo Amplifier & DC Volume Control for TV	937
TDB7910N	500mA Output Stage Power Operational Amplifier	939
TEA1330	Stereo Decoder	943
TEA2025B	2+2W Stereo Amplifier	949
TEA6420	Bus-Controlled Audio Matrix	953
TEB1033	High Performance Dual Operational Amplifier	957
TEB4033	High Performance Quad Operational Amplifier	965
TS271	Programmable Single CMOS Operational Amplifier	973
TS27L2	Very Low Power Dual CMOS Operational Amplifier	987
TS27M2	Low Power Dual CMOS Operational Amplifier	993

- ALPHANUMERICAL INDEX ------

Type Number	Function	Page Number
TS272	High Speed Dual CMOS Operational Amplifier	999
TS27L4	Very Low Power Quad CMOS Operational Amplifier	1005
TS27M4	Low Power Quad CMOS Operational Amplifier	1011
TS274	High Speed Quad CMOS Operational Amplifier	1017
TS555	Low Power Single CMOS Timer	1023
TS556	Low Power Dual CMOS Timer	1031



SELECTION GUIDE

SELECTION GUIDE

POWER AMPLIFIERS FOR CAR-RADIO

Type Number	Description	Packages	Page
TDA2003	10W Audio Amplifier	PENTAWATT	· uge
TDA2004A	10+10W Stereo Amplifier	MULTIWATT 11	315
TDA2005	20W Bridge Amplifier	MULTIWATT 11	325
TDA7240A	20W Bridge Amplifier	HEPTAWATT	333
TDA7241	20W Bridge Amplifier	HEPTAWATT	577
TDA7241B	20W Bridge Amplifier	HEPTAWATT	583
TDA7245	5W Audio Amplifier	POWERDIP (9+9)	587
TDA7246	10W Audio Amplifier + Mute and Stand-By	HEPTAWATT	593
TDA7256	22W Bridge Amplifier	MULTIWATT 11	603
TDA7350	22W Bridge/Stereo Amplifier	MULTIWATT 11	617
TDA7350A	22W Bridge/Stereo Amplifier	MULTIWATT 11	759
TDA7353	24W Bridge/Stereo Amplifier	MULTIWATT 11	779
TDA7360	2x12W Amplifier With Clipping Detector	MULTIWATT 11	799
TDA7362	Stereo Amplifier + Clipping Detector	MULTIWATT 11	819
TDA7363	24W Bridge/Stereo + Clipping Detector	MULTIWATT 11	845
TDA7370	Quad Power Amplifier for Car Radio	MULTIWATT 15	863
TDA7374	Dual Power Amplifier for Car-Radio	MULTIWATT 15	881 897

HI-FI AND HIGH QUALITY POWER AMPLIFIERS

Type Number	Description	Packages	Page
TDA1910	10W Audio Amplifier With Mute	MULTIWATT 11	303
TDA2006	12W Audio Amplifier	PENTAWATT	351
TDA2007	6+6W Stereo Amplifier	SIP9	361
TDA2007A	6+6W Stereo Amplifier	SIP9	367
TDA2009	10+10W Stereo Amplifier	MULTIWATT 11	381
TDA2009A	10+10W Short Circuit Protected Stereo	MULTIWATT 11	391
TDA2030	14W Audio Amplifier	PENTAWATT	401
TDA2030A	18W Amplifier and 35W Driver	PENTAWATT	411
TDA2040	20W Audio Power Amplifier	PENTAWATT	425
TDA2050	28W Hi-Fi Audio Amplifier	PENTAWATT	435
TDA2051	40W Hi-Fi Audio Amplifier	PENTAWATT	447
TDA2052	65W Hi-Fi Audio Amplifier With Mute-Stand-By	PENTAWATT	455
TDA7250	Hi-Fi Dual Driver	DIP20	609
TDA7262	20+20W High Quality TV Amplifier	MULTIWATT11	625

GENERAL PURPOSE POWER AMPLIFIERS

Type Number	Description	Packages	Page
TBA810P	7W Audio Amplifier	FINDIP	231
TBA810S	7W Audio Amplifier	FINDIP	235
TBA820M	1.2W Audio Amplifier	MINIDIP	239
TDA1904	4W Audio Amplifier	POWERDIP (8+8)	273
TDA1905	5W Audio Amplifier With Mute	POWERDIP (8+8)	281
TDA1908	8W Audio Amplifier	FINDIP	293
TDA1910	10W Audio Amplifier With Mute	MULTIWATT 11	303
TDA2007	6+6W Stereo Amplifier	SIP9	361
TDA2007A	6+6W Stereo Amplifier	SIP9	367
TDA2008	12W Audio Amplifier	PENTAWATT	373
TEA2025B	Stereo Amplifier	POWERDIP (12+2+2)	949
TDA2822	Dual 1.7 W Power Amplifier	POWERDIP (12+2+2)	469
TDA2822D	Dual 1W Power Amplifier	SO-16	477
TDA2822M	Dual Low-Voltage Power Amplifier	MINIDIP	481
TDA2824	Dual 1.7 W Power Amplifier	SIP9	489
TDA2824S	Dual Power Amplifier	SIP9	497
TDA7231A	1.6W Audio Amplifier	POWERDIP (4+4)	561
TDA7233/D	1W Audio Amplifier With Mute	MINIDIP, SO-8	565

LOW VOLTAGE POWER AMPLIFIERS and CASSETTE PLAYERS

Type Number	Description	Packages	Page
TDA2822M	1.2 W Audio Amplifier	MINIDIP	481
TDA7231A	1.6 W Audio Amplifier	MINIDIP, (4+4)	561
TDA7233/D	1W Audio Amplifier With Mute	MINIDIP, SO-8	565
TDA7233S	1W Audio Amplifier With Mute	SIP9	569
TDA7236/D	Very Low Voltage Audio Bridge	SO-8	573
TDA7273/D	Stereo Cassette Playback System	SO-16	647
TDA7284	Record/Playback Circuit With ALC	DIP14 - SO-14	669
TDA7285	Complete Stereo Cassette Player	DIP20, SO-20	681
TEA2025B	Stereo Amplifier	POWERDIP (12+2+2)	949

PREAMPLIFIERS AND AUDIO PROCESSORS

Type Number	Description	Packages	Page
TDA2320A	Stereo Preamplifier	MINIDIP	459
TDA3420/D	Dual Very Low Noise Preamplifier	DIP16, SO-16	513
TDA7282/D	Stereo Low Voltage Preamplifier	MINIDIP, SO-8	663
TDA7300	Digital Controlled Stereo Audio Processor	DIP28	689
TDA7302	Digital Controlled Stereo Audio Processor	DIP28	703
TDA7306	Digital Controlled Stereo Audio Processor	DIP28	715
TDA7318	Digital Controlled Stereo Audio Processor	DIP28 - SO-28	727
TEA6420	Audio Matrix	DIP24	953

SELECTION GUIDE

RADIO CIRCUITS

Type Number	Description	Packages	Page
TCA3189	FM IF High Quality Radio System	DIP16	245
TDA1220B	AM/FM Quality Radio	DIP16	259
TDA7211A	Low Voltage FM Front-End	MINIDIP, SO-8	531
TDA7220	Very Low Voltage AM/FM Radio	DIP16, SO-16	539
TDA7222	3V AM/FM Single-Chip Radio	DIP24	551
TDA7227	Single-Chip AM/FM Radio With Front-End	DIP18	557
TDA7326	AM/FM Radio Frequency Synthesizer	DIP16, SO-16	739
TDA7330	RDS Demodulator + Filter	DIP20 - SO-20	751
TDA7332	RDS Filter	DIP14, SO-14	755
TDA7361	Low Voltage NBFM IF System	DIP16, SO-16	839
TEA1330	FM Stereo Decoder	DIP16	943

REMOTE CONTROL

Type Number	Description	Packages	Page
M3004AB1	Remote Control Transmitter	DIP20	179
M3004LAB1	Remote Control Transmitter	DIP20	187
M3005AB1	Remote Control Transmitter	DIP20	195
M3005LAB1	Remote Control Transmitter	DIP20	203
M3006LAB1	Remote Control Transmitter	DIP16	211
M145026/7/8	Remote Control Encoder/Decoder Circuits	DIP16, SO-16	219

TV SOUND CIRCUITS

Type Number	Description	Packages	Page
TDA3190	Complete TV Sound Channel	DIP16	503
TDA4190	TV Sound Channel With DC Controls	DIP20	519
TDA8190	TV Sound Channel With DC Controls	DIP20	909
TDA8191	TV Sound Channel	DIP20	921
TDA8192	Multistandard AM/FM Sound IF for TV	DIP20	927
TDA8196	Audio Switch & DC Volume Control	DIP8	931
TDA8199	Stereo Amplifier & DC Volume Control for TV	DIP20	937
TEA6420	Bus-Controlled Audio Matrix	DIP24	953



MOTOR CONTROLLERS

Type Number	Description	Packages	Page
L272/M	Dual Power Operational Amplifier	MINIDIP	29
L272D	Dual Power Operational Amplifier	SO-16	35
L2720/2/4	Low Drop Dual Power Operational Amplifier	8+8, MINIDIP, SIP9	39
L2726	Low Drop Dual Power Operational Amplifier	SO-20	47
L2750	Dual Low Drop High-Power Amplifier	MULTIWATT 11	51
TDA1151	Motor Speed Regulator	SOT-32	249
TDA1154	Speed Regulator for DC Motors	MINIDIP	255
TDA7271/2	High Performance Motor Speed Regulator	DIP20	631
TDA7274	Low Voltage DC Motor Speed Controller	MINIDIP	653
TDA7275A	Motor Speed Regulator	MINIDIP (4+4)	659

DEDICATED VOLTAGE REGULATORS

Type Number	Description	Packages	Page
L4901A	Dual 5V Regulator With Reset	HEPTAWATT	59
L4902A	Dual 5V Regulator With Reset and Disable	HEPTAWATT	69
L4903	Dual 5V Regulator With Reset and Disable	MINIDIP	79
L4904 A	Dual 5V Regulator With Reset	MINIDIP	87
L4905	Dual 5V Regulator With Reset and Disable	HEPTAWATT	95
L4915	Adjustable Voltage Regulator Plus Filter	MINIDIP (4+4)	103
L4916	Voltage Regulator Plus Filter	MINIDIP (4+4)	109
L4918	Voltage Regulator Plus Filter	PENTAWATT, MINIDIP	115

CMOS OPERATIONAL AMPLIFIERS

Type Number	Description	Packages	Page
TS271	Programmable Single CMOS Operational Amplifier	DIP8, SO-8	973
TS27L2	Very Low Power Dual CMOS Operational Amplifier	DIP8, SO-8	987
TS27M2	Low Power Dual CMOS Operational Amplifier	DIP8, SO-8	993
TS272	High Speed Dual CMOS Operational Amplifier	DIP8, SO-8	999
TS27L4	Very Low Power Quad CMOS Operational Amplifier	DIP14, SO-14	1005
TS27M4	Low Power Quad CMOS Operational Amplifier	DIP14, SO-14	1011
TS274	High Speed Quad CMOS Operational Amplifier	DIP14, SO-14	1017

SPECIAL FUNCTIONS

Type Number	Description	Packages	Page
LS204	High Performance Dual Operational Amplifier	MINIDIP, SO-8	121
LS404	High Performance Quad Operational Amplifier	DIP14 - SO-14	131
M114A/AF	Digital Sound Generation	DIP40, DIP48	143
M114S/SF	Digital Sound Generation	DIP40, DIP48	161
TDB7910N	Power-500mA Output Stage	DIP16	939
TEB1033	High Performance Quad Operational Amplifier	DIP8 - SO-8	957
TEB4033	High Performance Dual Operational Amplifier	DIP14 - SO-14	965
TS555	Low Power Single CMOS Timers	DIP8 - SO-8	1023
TS556	Low Power Dual CMOS Timers	DIP14 - SO-14	1031

SELECTION GUIDE

For detailed information on products referred to in the selection guide but not included as datasheet in this book, please refer to the databook indicated in column "DB"

SGS-THOMSON DATABOOKS

DB		ORDER CODE
а	4 BIT MCU FAMILY ET9400	DBET9400ST/1
b	8 BIT MCU FAMILIES EF6801/04/05	DB68XXST/1
С	16 BIT MPUs & ASSOCIATED PERIPHERALS	DB6800ST/1
d	AUTOMOTIVE PRODUCTS	DBAMOTIVEST/1
е	ANALOG CELLS AND ARRAYS	DBANACA/1090
f	CB12000 SERIES STANDARD CELLS	DBCB12ST/1
g	CMOS B SERIES	DBCMOSBST/1
h	CMOS LINEAR	BKCMOSLIN/0490
i	DATACOM PRODUCTS	DBDATACOMST/1
j	HIGH SPEED CMOS	DBHSCMOSST/1
k	IMAGE PROCESSING	DBIMAGEPROST/1
1	INDUSTRIAL and COMPUTER PERIPHERAL ICs	DBINDCOMPST/1
m	INDUSTY STANDARD ANALOG ICs	DBSTANDANAST/1
n	ISB12000 SERIES CONTINUOUS ARRAYS	DBISB12/1
0	ISB9000 SERIES CHANNELLESS LOGIC ARRAYS	DBISB9/2
р	LINE CARD ICs	DBLINCARDST/1
q	LOW POWER SCHOTTKY TTL ICs	DBLPSST/1
r	MODEM	DBMODEMST/1
s	NON - VOLATILE MEMORIES	DBNVMST/1
t	POWER BIPOLAR TRANSISTORS	DBBIPTRANST/1
u	POWER MODULES	DBPOMODULEST/1
V	POWER MOS DEVICES	DBPOWERMOSST/1
w	PROTECTION DEVICES	DBPROTECST/1
У	RF & MICROWAVE POWER TRANSISTORS	DBRFST/1
z	SMALL SIGNAL TRANSISTORS	DBSMSIGST/1
aa	STANDARD CELL LIBRARY	DASTACELL/2
ab	STATIC RAMs	DBSRAM/1
ac	ST8 MCU FAMILY	SGST8ST/1
ad	TELEPHONE SET ICs	DBTELSETST/1
ae	THE GRAPHICS DATABOOK	72TRN20400
af	THE L4970 SWITCHING REGULATOR IC FAMILY	BKL4970FA/0489
ag	THE TRANSPUTER DATABOOK	72TRN20300
ah	THE TRANSPUTER DEVELOPMENT AND IQ SYSTEMS DATABOOK	72TRN21900
ai	THYRISTORS & TRIACS	DBTHYTRIACST/1
aj	VIDEO PRODUCTS SIGNAL PROCESSING	DBTVCRSPST/1
ak	VIDEO PRODUCTS POWER & GRAPHICS	DBPOMGRAST/1
al	Z8 MCU FAMILY	BKZ8SELEC/0289
am	Z80 MICROPROCESSOR FAMILY	DBZ80ST/1
an	ZENER, SCHOTTKY & RECTIFIER DIODES	DBDIODEST/1
* NO	FINCLUDED IN CURRENT DATABOOKS. CONTACT YOUR NEAREST SGS-T	HOMSON SALES OFFICE

VOLTAGE REGULATORS

STAND	ARD POSITIVE															
I _o max	Type			Regu	ulate	ed O	utpı	ut Vo	ltag	je (V)			Precision		
(A)	Number	5	6	7.5	8	8.5	9	10	12	15	18	20	24	%	Package	DB
	L78S00CV	•		•			•	•	•	•	•		•	4	TO-220	m
2	L78S00CT	•		•			•	•	•	•	•		•	4	TO-3	m
	L78S00T (**)	•		•			•	•	•	•	•		•	4	TO-3	m
	L7800CV	•	•		•	•			•	•	•	•	•	4	TO-220	m
	L7800ABV (*)	•	•		•				•	•	•	•	•	2	TO-220	m
1	L7800ACV	•	•		•				•	•	•	•	•	2	TO-220	m
	L7800CT	•	•		•	•			•	•	•	•	•	. 4	TO-3	m
	L7800T (**)	•	•		•	•			•	•	•	•	•	4	TO-3	m
	L78M00ABV (*)	•	•		•				•	•	•	•	•	2	TO-220	m
0.5	L78M00CV	•	•		•				•	•	•	•	•	4	TO-220	m
0.0	L78M00CX	•	•		•				•	•	•	•	•	4	SOT-82	m
	L78M00CS	•	•		•			L	•	•	•		•	4	SOT-194	m
1	L7800CP	•	•		•	•			•	•	•	•	•	4	ISOWATT 220	m
0.5	L7800CP	•	•		•				•	•	•	•	•	4	ISOWATT 220	m

STAND	ARD NEGATIVE													
l₀ max (A)	Туре		Regulated Output Voltage (V)									Precision	D1	DB
	Number	5	5.2	6	8	12	15	18	20	22	24	%	Package	DB
	L7900ACV	•	•	•	•	•	•	•	•	•	•	2	TO-220	m
1 -	L7900CV	•		•	•	•	•	•	•	•	•	4	TO-220	m.
	L7900CT	•		•		•	•		•	•		4	TO-3	m

^{(*) 40°}C to 125°C

PROPRIETARY

Type Number	Description	Package	DB
L4940 Series	1.5A Low-Drop Out Regulators	TO-220	m
L4941	1A Low-Drop Out Regulators	TO-220	m
TDA8134	600mA, 5V + 12V Dual Regulator With Disable	HEPTAWATT	ak, m
TDA8135	600mA, 5V + Adjustable Dual Regulator With Disable	HEPTAWATT	ak, m
TDA8136	600mA, 12V + 12V Dual Regulator With Disable	HEPTAWATT	ak, m
TDA8137	1A, 5,1V + 5,1V Dual Regulator With Disable + Reset	HEPTAWATT	ak, m
TDA8138	1A, 5,1V + 12V Dual Regulator With Disable + Reset	HEPTAWATT, SIP9	ak, m
TDA8139	1A, 5,1V + Adjustable Dual Regulator With Disable + Reset	SIP9	ak, m
TEA7605	500mA, 5V Very Low-Drop Out Regulator	TO-220	ak, m
TEA7610	500mA, 10V Very Low-Drop Out Regulator	TO-220	ak, m
TEA7685	500mA, 8,5V Very Low Drop Out Regulator	TO-220	ak, m



^{(**) -55°}C to 150°C

HIGH CURRENT SWITCHING REGULATORS

Type Number	Description	Package	DB
L296/P	4 A Switching Regulator	MULTIWATT 15	l, m
L4960	2.5 A Power Switching Regulator	HEPTAWATT	I, m
L4962	1.5 A Power Switching Regulator	HEPTAWATT (12+2+2)	l, m
L4963	1.5 A Power Switching Regulator	POWERDIP (12+3+3)	i, m
L4964	4 A Switching Regulator	MULTIWATT 15	I, m
L4970A	10 A Switching Regulator	MULTIWATT 15	l, m
L4972A/AD	2A Switching Regulator	POWERDIP (16+2+2), SO-20	I, m
L4974A	3.5 A Switching Regulator	POWERDIP (16+2+2)	l, m
L4975A	5A Switching Regulator	MULTIWATT 15	l, m
L4977A	7A Switching Regulator	MULTIWATT 15	l, m

PWM CONTROLLERS

Type Number	Description	Package	DB
SG2524	Regulating Pulse Width Modulator (From -25° to + 85°C)	DIP16	l, m
SG2525A	Regulating Pulse Width Modulator (From –25° to + 85°C)	DIP16	I, m
SG2527A	Regulating Pulse Width Modulator (From –25° to + 85°C)	DIP16	I, m
SG3524	Regulating Pulse Width Modulator (From 0 to + 70°C)	DIP16	l, m
SG3525A	Regulating Pulse Width Modulator (From 0 to + 70°C)	DIP16	l, m
SG3527A	Regulating Pulse Width Modulator (From 0 to + 70°C)	DIP16	I, m
TDA4601	Free Frequency Running SMPS	SIP9	ak
TEA2018A	Fixed Frequency SMPS	DIP8	ak
TEA2019	Fixed Frequency SMPS With PLL	DIP14	ak
TEA2261	Fixed Frequency SMPS (Slave) + PLL + Stand-By	DIP16	ak
TEA5170	Fixed Frequency SMPS (Master)	DIP8	ak
UC2840	Regulating Pulse Width Modulator (From –25° to + 85°C)	DIP18	l, m
UC2842/3/4/5	Regulating Pulse Width Modulator (From –25° to + 85°C)	DIP14, MINIDIP	l, m
UC3840	Regulating Pulse Width Modulator (From 0 to + 70°C)	DIP18	l, m
UC3842/3/4/5	Regulating Pulse Width Modulator (From 0 to + 70°C)	DIP14, MINIDIP	l, m

POWER SWITCH

Type Number	Description	Package	DB
VN02	High Side Driver- $R_{DS(on)} \le 0.5 \Omega$	PENTAWATT	*
VN05	High Side Driver- $R_{DS(on)} \le 0.2 \Omega$	PENTAWATT	*
VN20	High Side Driver- $R_{DS(on)} \le 0.05 \Omega$	PENTAWATT	*



EEPROMS

Capacity	Organization	Bus type	Part Number	Packages	Power Supply	Remark*	DB
256 Bits	16x16 SERIAL	MICROWIRE®	ST93C06B ^x	PDIP8	5V		s
		MICROWIRE	ST93C06M ^x	PSO8	5V	,	s
1K Bits	64x16 SERIAL or	MICROWIRE	ST93C46AB ^x	PDIP8	5V	·	S
	128x8 SERIAL	MICROWIRE	ST93C46AM ^x	PSO8	5V		s
1K Bits	64x16 SERIAL	MICROWIRE	ST93CS46B ^x	PDIP8	5 V	Write Protection Feature	s
		MICROWIRE	ST93CS46M ^x	PSO8	5V	Write Protection Feature	s
		MICROWIRE	ST93CS47B ^x	PDIP8	2.5V	Write Protection Feature	s
		MICROWIRE	ST93CS47M ^x	PSO8	2.5V	Write Protection Feature	s
2K Bits	128x16 SERIAL	MICROWIRE	ST93CS56B ^x	PDIP8	5V	Write Protection Feature	s
		MICROWIRE	ST93CS56M ^x	PSO8	5V	Write Protection Feature	s
		MICROWIRE	ST93CS56ML ^x	PSO14	5V	Write Protection Feature	s
		MICROWIRE	ST93CS57B ^x	PDIP8	2.5V	Write Protection Feature	s
		MICROWIRE	ST93CS57M ^x	PSO8	2.5V	Write Protection Feature	s
		MICROWIRE	ST93CS57ML ^x	PSO14	2.5V	Write Protection Feature	s
2K Bits	256x8 SERIAL	l ² C	ST24C02AB ^x	PDIP8	4.5 to 5.5V		s
		I ² C	ST24C02AM ^x	PSO8	4.5 to 5.5V		s
		I ² C	ST25C02AB ^x	PDIP8	2.5 to 5.5V		s
		I ² C	ST25C02AM ^x	PSO8	2.5 to 5.5V		s
4K Bits	512x8 SERIAL	I ² C	ST24C04B ^x	PDIP8	4.5 to 5.5V	Write Protection Feature	s
		I ² C	ST24C04ML ^x	PSO14	4.5 to 5.5V	Write Protection Feature	s
		I ² C	ST25C04B ^x	PDIP8	2.5 to 5.5V	Write Protection Feature	s
		I ² C	ST25C04ML ^x	PSO14	2.5 to 5.5V	Write Protection Feature	s
8K Bits	1024x8 SERIAL	I ² C	ST24C08B ^x	PDIP8	4.5 to 5.5V	Write Protection Feature	s

All products are available in 3 temperature ranges
Suffix x = 1: 0°C to 70°C
Suffix x = 3: -40°C to 125°C
Suffix x = 6: -40°C to 85°C
• User defined size of memory section protected against write.

DISCRETE AUDIO AMPLIFIERSPOWER BIPOLAR TRANSISTORS

Туре	Complementary	V _{CEO}	V _{СВО}	lc	hFI	@ lc \	CE	VCE	(sat) @	lc l _B	R _{thj-c}	Packages	DE
Number	Complementary	(V)	(V)	(A)		(A)	(V)	(V)	(A)	(mA)	(°C/W)	1 ackages	
2N3055	MJ2955	60	100	15	20	4.00	4.0	1.10	4.00	400	1.5	TO-3	t
2N4234		40	40	3	20	0.50	1.0	0.60	1.00	100	29	TO-39	t
2N4398	2N5301	40	40	30	15	15.00	2.0	1.00	15.00	1500	0.875	TO-3	t
2N4399	2N5302	60	60	30	15	15.00	2.0	1.00	15.00	1500	0.875	TO-3	t
2N4918	2N4921	40	40	1	30	0.50	1.0	0.60	1.00	100	4.16	SOT-32	t
2N4919	2N4922	60	60	1	30	0.50	1.0	0.60	1.00	100	4.16	SOT-32	t
2N4920	2N4923	80	80	1	30	0.50	1.0	0.60	1.00	100	4.16	SOT-32	t
2N4921	2N4918	40	40	1	30	0.50	1.0	0.60	1.00	100	4.16	SOT-32	t
2N4922	2N4919	60	60	1	30	0.50	1.0	0.60	1.00	100	4.16	SOT-32	t
2N4923	2N4920	80	80	1	30	0.50	1.0	0.60	1.00	100	4.16	SOT-32	t
2N5301	2N4398	40	40	30	15	15.00	2.0	1.00	15.00	1500	0.875	TO-3	t
2N5302	2N4399	60	60	30	15	15.00	2.0	1.00	15.00	1500	0.875	TO-3	t
2N5303	2N5745	80	80	20	15	10.00	2.0	1.50	15.00	1500	0.875	TO-3	t
2N5629	2N6029	100	100	16	25	8.00	2.0	1.00	10.00	1000	0.875	TO-3	t
2N5679	2N5681	100	100	1	40	0.25	2.0	1.00	0.50	50	17.5	TO-39	t
2N5680	2N5682	120	120	1	40	0.25	2.0	1.00	0.50	50	17.5	TO-39	t
2N5681	2N5679	100	100	1	40	0.25	2.0	1.00	0.50	50	17.5	TO-39	t
2N5682	2N5680	120	120	1	40	0.25	2.0	1.00	0.50	50	17.5	TO-39	t
2N5745	2N5303	80	80	20	15	10.00	2.0	1.50	15.00	1500	0.875	TO-3	t
2N6029	2N5629	100	100	16	25	8.00	2.0	1.00	10.00	1000	0.875	TO-3	t
2N6282	2N6285	60	60	20	750	10.00	3.0	3.00	20.00	200	1.09	TO-3	t
2N6283	2N6286	80	80	20	750	10.00	3.0	3.00	20.00	200	1.09	TO-3	t
2N6284	2N6287	100	100	20	750	10.00	3.0	3.00	20.00	200	1.09	TO-3	t
2N6285	2N6282	60	60	20	750		3.0	3.00	20.00	200	1.09	то-з	t
2N6286	2N6283	80	80	20	750	10.00	3.0	3.00	20.00	200	1.09	TO-3	t
2N6287	2N6284	100	100	20	750	10.00	3.0	3.00	20.00	200	1.09	TO-3	t
BD135	BD136	45	45	1.5	25	0.50	2.0	0.50	0.50	50	10	SOT-32	t
BD136	BD135	45	45	1.5	25	0.50	2.0	0.50	0.50	50	10	SOT-32	t
BD137	BD138	60	60	1.5	25	0.50	2.0	0.50	0.50	50	10	SOT-32	t
BD138	BD137	60	60	1.5	25	0.50	2.0	0.50	0.50	50	10	SOT-32	t
BD139	BD140	80	80	1.5	25	0.50	2.0	0.50	0.50	50	10	SOT-32	t
BD140	BD139	80	80	1.5	25	0.50	2.0	0.50	0.50	50	10	SOT-32	t
BD331	BD332	60	60	6	750	3.00	3.0	2.00	3.00	12	2.08	SOT-82	t
BD332	BD331	60	60	6	750	3.00	3.0	2.00	3.00	12	2.08	SOT-82	t
BD333	BD334	80	80	6	750	3.00	3.0	2.00	3.00	12	2.08	SOT-82	t
BD334	BD333	80	80	6	750	3.00	3.0	2.00	3.00	12	2.08	SOT-82	t
BD335	BD336	100	100	6	750	3.00	3.0	2.00	3.00	12	2.08	SOT-82	t
BD336	BD335	100	100	6	750	3.00	3.0	2.00	3.00	12	2.08	SOT-82	t
BDX53	BDX54	45	45	8	750	3.00	3.0	2.00	3.00	12	2.08	TO-220	t
BDX53A	BDX54A	60	60	8	750	3.00	3.0	2.00	3.00	12	2.08	TO-220	t
BDX53B	BDX54B	80	80	8	750	3.00	3.0	2.00	3.00	12	2.08	TO-220	t
BDX53C	BDX54C	100	100	8	750	3.00	3.0	2.00	3.00	12	2.08	TO-220	t
BDX54	BDX53	45	45	8	750	3.00	3.0	2.00	3.00	12	2.08	TO-220	t
BDX54A	BDX53A	60	60	8	750	3.00	3.0	2.00	3.00	12	2.08	TO-220	t
BDX54B	BDX53B	80	80	8	750	3.00	3.0	2.00	3.00	12	2.08	TO-220	t
BDX54C	BDX53C	100	100	8	750	3.00	3.0	2.00	3.00	12	2.08	TO-220	t
BFX34		60	100	5	40	2.00	2.0	1.00	5.00	500		TO-39	t
BSS44		60	65	5	40	2.00	2.0	1.00	5.00	500		TO-39	l t

PNP Type in bold



DISCRETE AUDIO AMPLIFIERS (Cont'd) POWER BIPOLAR TRANSISTORS (Cont'd)

Туре		V _{CEO}	V _{CBO}	lc	hFI	€@ lc \	/ _{CE}	VCE	(sat) @	lc l _B	R _{thj-c}	Dantana	-
Number	Complementary	(V)	(V)	(A)		(A)	(V)	(V)	(A)	(mA)	(°C/W)	Packages	DB
BUY68		60	100	7	40	1.00	1.0	1.00	5.00	500	17.5	TO-39	t
MJ2955	2N3055	60	100	15	20	4.00	4.0	1.10	4.00	400	1.5	TO-3	t
MJ4030	MJ4033	60	60	16	1000	10.00	3.0	4.00	16.00	80	1.17	TO-3	t
MJ4031	MJ4034	80	80	16	1000	10.00	3.0	4.00	16.00	80	1.17	TO-3	t
MJ4032	MJ4035	100	100	16	1000	10.00	3.0	4.00	16.00	80	1.17	TO-3	t
MJ4033	MJ4030	60	60	16	1000	10.00	3.0	4.00	16.00	80	1.17	TO-3	t
MJ4034	MJ4031	80	80	16	1000	10.00	3.0	4.00	16.00	80	1.17	TO-3	t
MJ4035	MJ4032	100	100	16	1000	10.00	3.0	4.00	16.00	80	1.17	TO-3	t
MJ4502	MJ802	90	100	30	25	7.50	2.0	0.80	7.50	750	0.875	TO-3	t
MJ11011	MJ11012	60	60	30	1000	20.00	5.0	4.00	30.00	300	0.875	TO-3	t
MJ11012	MJ11011	60	60	30	1000		5.0	4.00	30.00	300	0.875	TO-3	t
MJ11013	MJ11014	90	90	30	1000		5.0	4.00	30.00	300	0.875	TO-3	t
MJ11014	MJ11013	90	90	30	1000		5.0	4.00	30.00	300	0.875	TO-3	t
MJ11015	MJ11016	120	120	30	1000		5.0	4.00	30.00	300	0.875	TO-3	t
MJ11016	MJ11015	120	120	30	1000	20.00	5.0	4.00	30.00	300	0.875	TO-3	t
MJE170	MJE180	40	60	3	30	0.50	1.0	0.90	1.50	150	10	SOT-32	t
MJE171	MJE181	60	80	3	30	0.50	1.0	0.90	1.50	150	10	SOT-32	l t
MJE172	MJE182	80	100	3	30	0.50	1.0	0.90	1.50	150	10	SOT-32	t
MJE180	MJE170	40	60	3	30	0.50	1.0	0.90	1.50	150	10	SOT-32	t
MJE181	MJE171	60	80	3	30	0.50	1.0	0.90	1.50	150	10	SOT-32	t
MJE182	MJE172	80	100	3	30	0.50	1.0	0.90	1.50	150	10	SOT-32	t
MJE200	MJE210	25	40	5	70	0.50	1.0	0.30	0.50	50	8.34	SOT-32	l t
MJE210	MJE200	25	40	5	70	0.50	1.0	0.30	0.50	50	8.34	SOT-32	t
MJE370	MJE520	30	30	3	25	1.00	1.0	0.00	0.50		5	SOT-32	t
MJE370	MJE521	40	40	4	40	1.00	1.0		-		3.12	SOT-32	t
MJE520	MJE370	30	30	3	25	1.00	1.0				5	SOT-32	t
MJE521	MJE371	40	40	4	40	1.00	1.0				3.12	SOT-32	t
MJE2955T		60	70	10	20	4.00	4.0	1.10	4.00	400	1.66	TO-220	t
MJE3055T	MJE2955T	60	70	10	20	4.00	4.0	1.10	4.00	400	1.66	TO-220	t
SGSD100	SGSD200	80	80		300	20.00	3.0	1.75	10.00	400	0.96	TO-220	t
SGSD100	SGSD100	80	80	25 25	300	20.00	3.0	1.75	10.00	40	0.96	TO-218	t
TIP35A	TIP36A	60	100	25 25	10	15.00	4.0	1.80		1500	1	TO-218	l t
TIP35B	TIP36B	80	120	25 25	10	15.00	4.0	1.80		1500	1	TO-218	t
TIP35C	TIP36C	100	140			15.00	4.0	1.80		1500	1	TO-218	1
TIP36A	TIP35A	60	100	25	10		4.0	1.80	1	1500	1	TO-218	t
TIP36B	TIP35A	80		25	10	15.00	l .	1	1	1500			
TIP36B	TIP35B	100	120 140	25 25	10	15.00 15.00	4.0	1.80		1500	1	TO-218 TO-218	t
TIP140	TIP35C		- 1							40	1		1
TIP140		60	60	10	1000	5.00	4.0	3.00	10.00			TO-218	t
TIP1401	TIP145T	60	60	15	1000	5.00	4.0	3.00	10.00	40	1.25	TO-220	t
TIP141	TIP146	80	80	10	1000	5.00	4.0	3.00	10.00	40	1	TO-218	t
TIP1411	TIP146T	80	80	15	1000	5.00	4.0	3.00	10.00	40	1.25	TO-220	t
	TIP147	100	100	10	1000	5.00	4.0	3.00	10.00	40	1 05	TO-218	t
TIP142T	TIP147T	100	100	15	1000	5.00	4.0	3.00	10.00	40	1.25	TO-220	t
TIP145	TIP140	60	60	10	1000	5.00	4.0	3.00	10.00	40	1	TO-218	t
TIP145T	TIP140T	60	60	15	1000	5.00	4.0	3.00	10.00	40	1.25	TO-220	t
TIP146	TIP141	80	80	10	1000	5.00	4.0	3.00	10.00	40	1	TO-218	t
TIP146T	TIP141T	80	80	15	1000	5.00	4.0	3.00	10.00	40	1.25	TO-220	t
TIP147	TIP142	100	100	10	1000	5.00	4.0	3.00	10.00	40	1	TO-218	t

PNP Type in bold



DISCRETE AUDIO AMPLIFIERS (Cont'd) POWER BIPOLAR TRANSISTORS (Cont'd)

Type	Ca man la ma a u ta m	V _{CEO}	V _{СВО}	lc	hFE	@ lc \	CE	VCE	_(sat) @ !	lc Iв	R _{thj-c}	Packages	DB
Number	Complementary	(V)	(V)	(A)		(A)	(V)	(V)	(A)	(mA)	(°C/W)	Packages	00
TIP147T	TIP142T	100	100	15	1000	5.00	4.0	3.00	10.00	40	1.25	TO-220	t
TIP2955	TIP3055	60	100	15	20	4.00	4.0	1.10	4.00	400	1.39	TO-218	t
TIP3055	TIP2955	60	100	15	20	4.00	4.0	1.10	4.00	400	1.39	TO-218	t

PNP Type in bold.

POWER MOS TRANSISTORS

V_{DSS}	R _{DS(on)}	lD	P _{tot}	T		
(V)	max (Ω)	max (A)	(W)	Type Number	Packages	DB
50	0.040	30.0	75	BUZ11	TO-220	V
50	0.060	25.0	75	BUZ11A	TO-220	V
50	0.040	20.0	35	BUZ11FI	ISOWATT 220	V
50	0.100	14.0	40	BUZ71	TO-220	v
50	0.120	13.0	40	BUZ71A	TO-220	v
50	0.120	11.0	30	BUZ71AFI	ISOWATT 220	V
50	0.100	12.0	30	BUZ71FI	ISOWATT 220	V
50	0.028	35.0	125	IRFZ40	TO-220	v
50	0.028	26.0	40	IRFZ40FI	ISOWATT 220	v
50	0.035	35.0	125	IRFZ42	TO-220	V
50	0.035	23.0	40	IRFZ42FI	ISOWATT 220	v
50	0.016	70.0	180	STH70N05	TO-218	*
50	0.016	52.0	70	STH70N05FI	ISOWATT 218	*
50	0.023	52.0	125	STVHD90	TO-220	v
50	0.023	0.0	0	STVHD90FI	ISOWATT 220	*
50	0.023	60.0	150	STH60N05	TO-218	*
50	0.023	40.0	65	STH60N05FI	ISOWATT 218	*
60	0.150	12.0	40	MTP3055F	TO-220	*
60	0.150	12.0	40	MTP3055EFI	TO-220	*
60	0.080	25.0	100	STP25N06	TO-220	*
60	0.014	75.0	180	STH75N06	TO-218	*
60	0.014	55.0	70	STH75N06FI	ISOWATT 218	*
60	0.028	50.0	125	STP50N06	TO-220	*
60	0.028	_	40	STP50N06FI	ISOWATT 220	*
60	0.023	55.0	125	STP55N06	TO-220	*
60	0.023	_	40	STP55N06FI	ISOWATT 220	V
80	0.077	28.0	125	IRF141	TO-3	V
80	0.055	33.0	150	IRF151	TO-3	*
80	0.540	5.6	43	IRF511	TO-220	*
80	0.270	9.2	60	IRF521	TO-220	V
80	0.270	7.0	30	IRF521FI	ISOWATT 220	v
80	0.160	14.0	79	IRF531	TO-220	V
80	0.160	9.0	35	IRF531FI	ISOWATT 220	V
80	0.077	28.0	125	IRF541	TO-220	v
80	0.077	15.0	40	IRF541FI	ISOWATT 220	v
80	0.077	31.0	150	IRFP141	TO-218	*



DISCRETE AUDIO AMPLIFIERS (Cont'd) POWER MOS TRANSISTORS (Cont'd)

V_{DSS}	R _{DS(on)}	I _D	P _{tot}	Type		
(V)	max (Ω)	max (A)	(W)	Type Number	Packages	DB
80	0.077	20.0	60	IRFP141FI	ISOWATT 218	*
80	0.055	40.0	150	IRFP151	TO-218	v
80	0.055	26.0	65	IRFP151FI	ISOWATT 218	v
100	0.100	19.0	75	BUZ21	TO-220	v
100	0.250	9.0	40	BUZ72A	TO-220	v
100	0.077	28.0	125	IRF140	TO-3	v
100	0.055	40.0	150	IRF150	TO-3	V
100	0.540	5.6	43	IRF510	TO-220	*
100	0.270	9.2	60	IRF520	TO-220	v
100	0.270	7.0	30	IRF520FI	ISOWATT 220	v
100	0.160	14.0	79	IRF530	TO-220	v
100	0.160	9.0	35	IRF530FI	ISOWATT 220	v
100	0.077	28.0	125	IRF540	TO-220	V
100	0.077	15.0	40	IRF540FI	ISOWATT 220	v
100	0.077	31	150	IRFP140	TO-218	*
100	0.077	20.0	60	IRFP140FI	ISOWATT 218	*
100	0.055	40.0	150	IRFP150	TO-218	v
100	0.055	26.0	65	IRFP150FI	ISOWATT 218	v
150	0.800	5.0	40	IRF621	TO-220	v
150	0.800	4.0	30	IRF621FI	ISOWATT 220	v
200	0.400	9.5	75	BUZ32	TO-220	v
200	0.180	18.0	125	IRF240	TO-3	*
200	0.085	-	-	IRF250	TO-3	*
200	0.800	5.0	40	IRF620	TO-220	v
200	0.800	4.0	30	IRF620FI	ISOWATT 220	v
200	0.180	18.0	125	IRF640	TO-220	*
200	0.085	33.0	180	STH33N20	TO-218	*
200	0.085	20.0	70	STH33N20FI	ISOWATT 218	*
250	0.750	_	_	STP6N25FI	ISOWATT 220	*
350	1.800	3.3	50	IRF721	TO-220	v
350	1.800	2.5	30	IRF721FI	ISOWATT 220	V
350	1.000	5.5	75	IRF731	TO-220	V
350	1.000	3.5	35	IRF731FI	ISOWATT 220	V
350	0.550	10.0	125	IRF741	TO-220	v
350	0.550	5.5	40	IRF741FI	ISOWATT 220	v
400	0.300	15.0	150	IRF350	TO-3	v
400	1.800	3.3	50	IRF720	TO-220	V
400	1.800	2.5	30	IRF720FI	ISOWATT 220	v
400	1.000	5.5	75	IRF730	TO-220	v
400	1.000	3.5	35	IRF730FI	ISOWATT 220	v
400	0.550	10.0	125	IRF740	TO-220	v
400	0.550	5.5	40	IRF740FI	ISOWATT 220	V
400	0.300	16.0	180	IRFP350	TO-218	V *
400	0.300	10.0	70	IRFP350FI	ISOWATT 218	*
450	0.300	13.0	150	IRF451	TO-3	
450 450	3.000	2.5	50	IRF451	TO-220	v v



DISCRETE AUDIO AMPLIFIERS (Cont'd) POWER MOS TRANSISTORS (Cont'd)

			'			
V _{DSS} (V)	R _{DS(on)} max (Ω)	I _D max (A)	P _{tot}	Type Number	Packages	DB
450	3.000	2.0	30	IRF821FI	ISOWATT 220	v
450	1.500	4.5	75	IRF831	TO-220	v
450	1.500	3.0	35	IRF831FI	ISOWATT 220	v
450	0.850	8.0	125	IRF841	TO-220	v
450	0.850	4.5	40	IRF841FI	ISOWATT 220	v
450	0.850	5.5	60	IRFP441FI	ISOWATT 218	*
450	0.400	14.0	180	IRFP451	TO-218	V
450	0.400	9.0	70	IRFP451FI	ISOWATT 218	v
500	0.600	9.5	125	BUZ353	TO-218	v
500	0.400	13.0	150	IRF450	TO-3	v
500	3.000	2.5	50	IRF820	TO-220	v
500	3.000	2.0	30	IRF820FI	ISOWATT 220	V
500	1.500	4.5	75	IRF830	TO-220	V
500	1.500	3.0	35	IRF830FI	ISOWATT 220	v
500	0.850	8.0	125	IRF840	TO-220	v
500	0.850	4.5	40	IRF840FI	ISOWATT 220	v
500	0.850	5.5	60	IRFP440FI	ISOWATT 218	*
500	0.400	14.0	180	IRFP450	TO-218	v
500	0.400	9.0	70	IRFP450FI	ISOWATT 218	v

DISCRETE AUDIO AMPLIFIERS (Cont'd) SMALL SIGNAL TRANSISTORS IN TO-39

V _{CEO} V _{CER} *	h _{FE} (@ lc	Ту	/pe	V _{CE(sat)}	@ lc / l _B	f _T	t _s t _{off} *	P _{tot}	DB
			NPN	PNP	max		min			DB
(V)	min/max	(mA)			(V)	(mA)	(MHz)	(ns)	(mW)	
30	40/120	150	BSY53		1.2	500/50	100 typ	_	800	z
30	100/300	150	BSY54		1.2	500/50	100 typ	_	800	z
40	40/120	150		2N2904	0.4	150/15	200	80	600	z
40	40/120	150	2N3110		0.25	150/15	60	1000*	800	z
40	40/240	500	BC440		1	1000/100	50	_	1000	z
40	40/250	100	BC140		0.35 typ	500/50	50	850*	800	z
40	40/250	500		BC460	1	1000/100	50	_	1000	Z
40	50/250	150	2N3053		1.4	150/15	100 typ	_	800	z
40	100/230	150		2N2905	0.4	150/15	200	80	600	z
40	100/300	150	2N3109		0.25	150/15	70	1000*	800	z
45	40/240	150		BC304	0.65	150/15	100 typ	_	850	z
45	120/240	150	BC302		0.5	150/15	100 typ		850	z
50	40/250	500		2N5323	1.2	500/50	50	_	1000	Z
50	40/250	500	2N5321		0.8	500/50	50	800*	1000	z
50*	40/120	150	2N1613		1.5	150/15	60	_	800	z
50*	100/300	150	2N1711		1.5	150/15	70	-	800	z
60	40/120	150		2N2904A	0.4	150/15	200	80	600	Z
60	40/120	150	2N3108		1.4	150/15	100 typ	-	800	Z
60	40/240	150		BC303	0.65	150/15	75	_	850	Z
60	40/240	150	BC301		0.5	150/15	120 typ	_	800	Z
60	40/240	500	BC441		1	1000/100	50	_	1000	z
60	40/250	100	BC141		0.35 typ	500/50	50	850*	800	Z
60	40/250	500		BC461	1	1000/100	50	. —	1000	z
60	100/300	150		2N2905A	0.4	150/15	200	80	600	· Z
60	100/300	150	2N3107		1.4	150/15	100 typ	_	800	z
75	30/130	500		2N5322	0.7	500/50	50	1000*	1000	z
75	30/130	500	2N5320		0.5	500/50	50	800*	1000	z
80	40/120	150	2N1893	}	5	150/15	50	_	800	z
80	40/120	150	BSY55		0.6	150/15	100 typ	-	800	z
80	40/240	150	BC300		0.5	150/15	120 typ	-	800	z
80	100/300	150	BSY56		0.6	150/15	100 typ	-	800	z



DISCRETE AUDIO AMPLIFIERS (Cont'd) SMALL SIGNAL TRANSISTORS IN TO-18

V _{CEO} V _{CER} *	h _{FE} (@ lc	Ту	/ре	V _{CE(sat)}	@ lc / l _B	f _T	t _s t _{off} *	P _{tot}	DB
			NPN	PNP	max		min			
(V)	min/max	(mA)			(V)	(mA)	(MHz)	(ns)	(mW)	
25	50/-	10		BCY72	0.5	50/5	200	350	350	z
25	75/260	100	BC377		0.7	500/50	300 typ	-	375	z
30	100/300	150	2N3302		0.6	500/50	-	150*	360	z
40	40/120	150		2N2906	1.6	500/50	200	80	400	z
40	50/-	10		BCY70	0.5	50/5	250	350	350	z
40	75/260	100	BC378		0.7	500/50	300 typ	_	375	z
40	100/300	150		2N2907	1.6	500/50	200	80	400	z
45	100/300	150		2N3504	1.6	500/50	200	100*	400	z
45	100/600	10		BCY71	0.5	50/5	200	_	350	z
50*	40/120	150	2N718A		1.5	150/15	60		500	z
50*	100/300	150	2N956		1.5	150/15	70	-	500	z
60	40/120	150		2N2906A	1.6	500/50	200	80	400	z
60	100/300	150		2N2907A	1.6	500/50	200	80	400	z
60	100/300	150		2N3505	1.6	500/50	200	100*	400	z
80	40/	150	2N720A		1.2	50/5	_	-	500	z

LOW LEVEL, LOW NOISE TRANSISTORS IN TO-18

V _{CEO} V _{CER} *	h _{FE} (D lc	Ty	/pe	V _{CE(sat)} @ I _C / I _B		f _T	NF	P _{tot}	DB
			NPN	PNP	max		min			DB
(V)	min/max	(mA)			(V)	(mA)	(MHz)	(dB)	(mW)	
20	110/800■	2	BC108		0.6	100/5	100	10	300	z
20	200/800■	2	BC109		0.6	100/5	100	4	300	z
20	240/500■	2		BC179	0.25	10/0.5	200 typ	4	300	z
25	125/500■	2		BC178	0.25	10/0.5	200 typ	10	300	z
32	120/630	2	BCY58		0.35	10/0.25	200 typ	6	360	z
32	120/460	2		BCY78	0.8	100/2.5	180 typ	6	360	z
40	110/450	2		BC478	0.25	10/0.5	150 typ	6	360	z
40	200/-	2		BC479	0.25	10/0.5	-	4	360	z
45	100/500	0.01	2N930	ł	1	10/0.5	30	3	300	z
45	110/450■	2	BC107		0.6	100/5	100	10	300	z
45	120/460	2		BCY79	0.8	100/2.5	180 typ	6	360	z
45	120/630	2	BCY59		0.7	100/2.5	200 typ	6	360	z
45	125/500■	2		BC177	0.25	10/0.5	200 typ	10	300	z
45	250/500	0.01		2N3964	0.25	10/0.5	50	2	360	z
60_	130/-	0.01	BFR17		1	1/0.1	70	3	360	z
60	100/300	0.01		2N3962	0.25	10/0.5	40	3	360	z
60	100/500	0.01	2N2484		0.35	1/0.1	60	2	360	z
60	150/300	1	BFY76		0.35	1/0.1	100	4	360	z
60	250/500	0.01		2N3965	0.25	10/0.5	50	4	360	z
80	70/230	0.01		BFX37	0.4	50/5	40	3.5	360	z
80	100/300	0.01		2N3963	0.25	10/0.5	40	3	360	z
80	110/250	2		BC477	0.25	10/0.5	150 typ	10	360	z

■ h_{fe} @ 1 KHz

DATASHEETS





DUAL POWER OPERATIONAL AMPLIFIERS

- OUTPUT CURRENT TO 1A
- OPERATES AT LOW VOLTAGES
- SINGLE OR SPLIT SUPPLY
- LARGE COMMON-MODE AND DIFFER-ENTIAL MODE RANGE
- GROUND COMPATIBLE INPUTS
- LOW SATURATION VOLTAGE
- THERMAL SHUTDOWN

The L272 and L272M are monolithic integrated circuits in powerdip and minidip packages intended for use as power operational amplifiers in a wide range of applications including servo amplifiers and power supplies, compact disc, VCR, etc.

The high gain and high output power capability provide superior performance whatever an operational amplifier/power booster combination is required.





Powerdip (8 + 8)

Minidip Plastic

ORDERING NUMBERS:


L272

L272M


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply voltage	28	٧
Vi	Input voltage	V _s	
Vi	Differential input voltage	± V _s	
Io	DC Output current	1.	Α
l _p	Peak output current (non repetitive)	1.5	Α
P _{tot}	Power dissipation at $T_{amb} = 80^{\circ}$ C (L272), $T_{amb} = 50^{\circ}$ C (L272M) $T_{case} = 75^{\circ}$ C (L272)	1.2 5	W W
Top	Operating Temperature	-40 to 85	°C
T _{stg} , T _j	Storage and junction temperature	-40 to 150	°C

BLOCK DIAGRAM




L272




L272M


CONNECTION DIAGRAM

(Top view)





SCHEMATIC DIAGRAM (one only)



THERMAL	DATA		Powerdip	Minidip
R _{th j-case}	Thermal resistance junction-pins Thermal resistance junction-ambient	max	15°C/W	* 70° C/W
R _{th j-amb}		max	70°C/W	100° C/W

^{*} Thermal resistance junction-pin 4

$\textbf{ELECTRICAL CHARACTERISTICS} \ \, (V_s = 24 \text{V, T}_{amb} = 25^{\circ} \text{C unless otherwise specified)}$

Parameter		Test Conditions		Min.	Тур.	Max.	Unit
V _s	Supply voltage			4		28	v
I _s	Quiescent drain current	$V_0 = \frac{V_s}{2}$	V _s = 24V		8	12	mA
			V _s = 12V	·	7.5	11	mA
l _b	Input bias current				0.3	2.5	μΑ
Vos	Input offset voltage				15	60	mV
los	Input offset current				50	250	nA
SR	Slew rate				1		V/µs
В	Gain-bandwidth product				350		KHz
Ri	Input resistance			500			ΚΩ
G _v	O.L. voltage gain	f = 100Hz	•	60	70		dB
		f = 1KHz			50		dB
eИ	Input noise voltage	B = 20KHz			10		μV
IN	Input noise current	B = 20KHz			200		pA
CRR	Common Mode rejection	f = 1KHz		60	75		dB
SVR	Supply voltage rejection	f = 100Hz R _G = 10KΩ V _R = 0.5V	V _s = 24V V _s = ±12V V _s = ± 6V	54	70 62 56		dB dB dB
Vo	Output voltage swing		$I_p = 0.1A$ $I_p = 0.5A$	21	23 22.5		V
Cs	Channel separation	f = 1KHz; $R_L = 10\Omega$; $G_V = 30dB$ $V_S = 24V$ $V_S = \pm 6V$			60 60		dB dB
d	Distortion	f = 1KHz V _s = 24V	G _v = 30dB R _L = ∞		0.5		%
T _{sd}	Thermal shutdown junction temperature				145		°C

Fig. 1 - Quiescent current




Fig. 2 -- Quiescent drain




Fig. 3 - Open loop voltage




Fig. 4 - Output voltage swing vs. load current




Fig. 5 -- Output voltage swing vs. load current




Fig. 6 - Supply voltage rejection vs. frequency




Fig. 7 - Channel separation vs. frequency





Fig. 8 -- Common mode rejection vs. frequency



APPLICATION SUGGESTION

NOTE

In order to avoid possible instability occurring into final stage the usual suggestions for the linear power stages are useful, as for instance:

layout accuracy;

- A 100nF capacitor corrected between supply pins and ground;
- boucherot cell (0.1 to $0.2\mu\text{F} + 1\Omega$ series) between outputs and ground or across the load.

Fig. 9 - Bidirectional DC motor control with μ P compatible inputs




Fig. 10 - Servocontrol for compact-disc




Fig. 11 - Capstan motor control in video recorders






Fig. 12 - Motor current control circuit



Note: The input voltage level is compatible with L291 (5-BIT D/A converter)

Fig. 13 - Bidirectional speed control of DC motors.

For circuit stability ensure that $R_X > \frac{2R3 \circ R1}{R_M}$ where $R_M =$ internal resistance of motor. The voltage available at the terminals of the motor is $V_M = 2$ ($V_1 - \frac{V_s}{2}$) + $|R_o|$. I_M where $|R_o| = \frac{2R3 \circ R1}{R_X}$ and I_M is the motor current.






DUAL POWER OPERATIONAL AMPLIFIER

PRELIMINARY DATA

- OUTPUT CURRENT TO 1A
- OPERATES AT LOW VOLTAGES
- SINGLE OR SPLIT SUPPLY
- LARGE COMMON-MODE AND DIFFER-ENTIAL MODE RANGE
- GROUND COMPATIBLE INPUTS
- LOW SATURATION VOLTAGE
- THERMAL SHUTDOWN

The L272D is a monolithic integrated circuit in SO-16 packages intended for use as power operational amplifier in a wide range of appli-


cations including servo amplifiers and power supplies, compact disc, VCR, etc. The high gain and high output power capability provide superior performance wheatever an operational amplifier/power booster combination is required.




ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V _s	Supply voltage	28	٧
Vi	Input voltage	V _s	
Vi	Differential input voltage	± V _s	
Io	DC Output current	1	Α
l _p	Peak output current (non repetitive)	1.5	Α
P _{tot}	Power dissipation at T _{case} = 90°C	1.2	W
T _{op}	Operating Temperature Range	-40 to +85	°C
T _{stg} , T _j	Storage and junction temperature	- 40 to 150	°C

CONNECTION DIAGRAMS





SCHEMATIC DIAGRAM (one only)



THERMAL DATA

R _{thj-alumina(*)}	Thermal resistance junction-alumina	max 50	°C/W

^(*) Thermal resistance junctions-pins with the chip soldered on the middle of an alumina supporting substrate measuring 15×20 mm; 0.65 mm thickness and infinite heathsink.

ELECTRICAL CHARACTERISTICS ($V_s = 24V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

	Parameter	Test Co	nditions	Min.	Тур.	Max.	Unit
V _s	Supply voltage		,	4		28	V
Is	Quiescent drain current	$V_0 = \frac{V_s}{2}$	V _s = 24V		8	12	m.A
		2	V _s = 12V		7.5	11	m.A
l _b	Input bias current				0.3	2.5	μА
Vos	Input offset voltage				15	60	mV
Ios	Input offset current				50	250	nΑ
SR	Slew rate			-	1		V/μ
В	Gain-bandwidth product				350		KH:
Ri	Input resistance			500			ΚΩ
G _v	O.L. voltage gain	f = 100Hz		60	70		dB
		f = 1KHz			50		dB
e _N	Input noise voltage	B = 20KHz			10		μV
I _N	Input noise current	B = 20KHz			200		pA
CRR	Common Mode rejection	f = 1KHz		60	75		dB
SVR	Supply voltage rejection	f = 100Hz R _G = 10KΩ V _R = 0.5V	V _s = 24V V _s = ±12V V _s = ± 6V	54	70 62 56		dB dB dB
V _o	Output voltage swing		I _p = 0.1A I _p = 0.5A	21	23 22.5		V
Cs	Channel separation	f = 1KHz; R _L =	10 Ω ; $G_V = 30dB$ $V_S = 24V$ $V_S = \pm 6V$		60 60		dB dB
d	Distortion	f = 1KHz V _s = 24V	G _v = 30dB R _L = ∞		0.5		%
T _{sd}	Thermal shutdown junction temperature				145		°c

Fig. 1 - Quiescent current




Fig. 2 -- Quiescent drain




Fig. 3 - Open loop voltage




Fig. 4 - Output voltage swing vs. load current




Fig. 5 -- Output voltage swing vs. load current




Fig. 6 - Supply voltage rejection vs. frequency




Fig. 7 - Channel separation vs. frequency





Fig. 8 - Common mode rejection vs. frequency






LOW DROP DUAL POWER OPERATIONAL AMPLIFIERS

- OUTPUT CURRENT TO 1A
- OPERATES AT LOW VOLTAGES
- SINGLE OR SPLIT SUPPLY
- LARGE COMMON-MODE AND DIFFER-ENTIAL MODE RANGE
- LOW INPUT OFFSET VOLTAGE
- GROUND COMPATIBLE INPUTS
- LOW SATURATION VOLTAGE
- THERMAL SHUTDOWN
- CLAMP DIODE
- ESD PROTECTION
- DUMP PROTECTION

The L2720, L2722 and L2724 are monolithic integrated circuits in powerdip, minidip and SIP-9 packages, intended for use as power operational amplifiers in a wide range of applications including servo amplifiers and power supplies.

They are particularly indicated for driving, inductive loads, as motor and finds applications in compact-disc VCR automotive, etc.


The high gain and high output power capability provide superior performance whatever an operational amplifier/power booster combination is required.



ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V _s	Supply voltage	28	V
V _s	Peak supply voltage (50ms)	50	V
Vi	Input voltage	V _s	
Vi	Differential input voltage	± V _s	
l _o	DC Output current	1	Α
I _p	Peak output current (non repetitive)	1.5	Α
P _{tot}	Power dissipation at $T_{amb} = 80^{\circ}\text{C}$ (L2720), $T_{amb} = 50^{\circ}\text{C}$ (L2722) $T_{case} = 75^{\circ}\text{C}$ (L2720) $T_{case} = 50^{\circ}\text{C}$ (L2724)	1 5 10	W W W
Top	Operating Temperature	-40 to 85	°C
T _{stg} , T _j	Storage and junction temperature	-40 to 150	°C

BLOCK DIAGRAMS




CONNECTION DIAGRAMS

(Top view)



SCHEMATIC DIAGRAM (one section)



THERMAL DATA			SIP-9	Powerdip	Minidip
R _{th j-case}	Thermal resistance junction-pins	max	10°C/W	15°C/W	
R _{th j-amb}	Thermal resistance junction-albient	max	70°C/W	70°C/W	

^{*} Thermal resistance junction-pin 4.

SGS-THOMSON MICROELECTRONICS

ELECTRICAL CHARACTERISTICS $(V_s = 24V, T_{amb} = 25^{\circ}C \text{ unless otherwise specified})$

	Parameter	Test Cond	itions	Min.	Тур.	Max.	Unit
Vs	Single supply voltage			4		28	
V _s	Split supply voltage			± 2		± 14	- V
Is	Quiescent drain current	V _s	V _s = 24V		10	15	
		$V_0 = \frac{V_s}{2}$	V _s = 8V		9	15	mA
Ib	Input bias current				0.2	1	μА
Vos	Input offset voltage					10	mV
Ios	Input offset current					100	nΑ
SR	Slew rate				2		V/μs
В	Gain-bandwidth product				1.2		MHz
Ri	Input resistance			500			ΚΩ
G _v	O.L. voltage gain	f = 100Hz		70	80		- dB
		f = 1KHz		60		- UB	
e _N	Input noise voltage	B = 22Hz to 22KHz			10		μV
IN	Input noise current	B - 22M2 to 22NM2			200		рА
CMR	Common Mode rejection	f = 1KHz		66	84		dB
SVR	Supply voltage rejection	f = 100Hz R _G = 10KΩ V _R = 0.5V	$V_{s} = 24V$ $V_{s} = \pm 12V$ $V_{s} = \pm 6V$	60	70 75 80		dB dB dB
V _{DROP} (HIGH)			I _p = 100mA		0.7		Ī.,
		V _s = ±2.5V to ±12V	I _p = 500mA		1.0	1.5	V
V _{DROP} (LOW)		V _S - ±2.5V (0 ± 12V	I _p = 100mA		0.3		V
			I _p = 500mA		0.5	1.0	<u> </u>
C _s	Channel separation	$f = 1KHz$ $R_{L} = 10\Omega$ $G_{V} = 30dB$	$V_s = 24V$ $V_s = 6V$		60 60		dB
T _{sd}	Thermal shutdown junction temperature				145		°c

Fig. 1 - Quiescent current vs. supply voltage




Fig. 2 - Open loop gain vs. frequency




Fig. 3 - Common mode rejection vs. frequency 6-8161




Fig. 4 - Output swing vs. load current $(V_s = \pm 5V)$




Fig. 5 - Output swing vs. load current ($V_s = \pm 12V$)




Fig. 6 - Supply voltage rejection vs. frequency





Fig. 7 - Channel separation vs. frequency



APPLICATION SUGGESTION

In order to avoid possible instability occurring into final stage the usual suggestions for the linear power stages are useful, as for instance:

- layout accuracy;
- A 100nF capacitor connected between supply pins and ground;
- boucherot cell (0.1 to 0.2 μ F + 1 Ω series) between outputs and ground or across the load. With single supply operation, a resistor (1K Ω) between the output and supply pin can be necessary for stability.

Fig. 8 - Bidirectional DC motor control with μ P compatible inputs




Fig. 9 - Servocontrol for compact-disc




Fig. 10 - Capstan motor control in video recorders





Fig. 11 - Motor current control circuit



Note: The input voltage level is compatible with L291 (5-BIT D/A converter)

Fig. 12 - Bidirectional speed control of DC motors.

For circuit stability ensure that $R_X > \frac{2R3 \circ R1}{R_M}$ where $R_M =$ internal resistance of motor. The voltage available at the terminals of the motor is $V_M = 2$ ($V_1 - \frac{V_s}{2}$) + $|R_o|$. I_M where $|R_o| = \frac{2R3 \circ R1}{R_X}$ and I_M is the motor current.





Fig. 13 - VHS-VCR Motor control circuit






LOW DROP DUAL POWER OPERATIONAL AMPLIFIER

- OUTPUT CURRENT TO 1A
- OPERATES AT LOW VOLTAGES
- SINGLE OR SPLIT SUPPLY
- LARGE COMMON-MODE AND DIFFER-**ENTIAL MODE RANGE**
- LOW INPUT OFFSET VOLTAGE
- GROUND COMPATIBLE INPUTS
- LOW SATURATION VOLTAGE
- THERMAL SHUTDOWN
- CLAMP DIODE
- ESD PROTECTION
- DUMP PROTECTION

The L2726 is a monolithic integrated circuit in SO-20 package intended for use as power operational amplifiers in a wide range of applications including servo amplifiers and power supplies.

It is particularly indicated for driving inductive loads, as motor and finds applications in compact-disc VCR automotive, etc.


The high gain and high output power capability provide superior performance whatever an operational amplifier/power booster combination is required.



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply voltage	28	V.
V _s	Peak supply voltage (50ms)	50	V
Vi	Input voltage	V _s	
Vi	Differential input voltage	± V _s	
Io	DC Output current	1	Α
I _p	Peak output current (non repetitive)	1.5	Α
P _{tot}	Power dissipation at $T_{amb} = 85^{\circ}C$ $T_{case} = 75^{\circ}C$	1 5	W
T _{op}	Operating Temperature	-40 to 85	°C
T _{stg} , T _j	Storage and junction temperature	-40 to 150	°C


BLOCK DIAGRAM



L2726-1::DIS


CONNECTION DIAGRAM

(Top view)



L2726-2::DIS

SCHEMATIC DIAGRAM (one section)



THERMAL DATA

R _{th j-case} Thermal resistance junction-case R _{th j-amb} Thermal resistance junction-ambient (*)	max	15.0	°C/W
	max	65	°C/W

^(*) With 4 sq. cm copper area heatsink

ELECTRICAL CHARACTERISTICS ($V_s = 24V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

	Parameter	Test Cond	itions	Min.	Тур.	Max.	Unit
Vs	Single supply voltage	-		4		28	
Vs	Split supply voltage			± 2		± 14	- V
I _s	Quiescent drain current	V _s	V _s = 24V		10	15	
		$V_0 = \frac{V_s}{2}$	V _s = 8V		9	15	mA
I _b	Input bias current				0.2	1	μΑ
Vos	Input offset voltage					10	mV
Ios	Input offset current					100	nΑ
SR	Slew rate				2		V/µs
В	Gain-bandwidth product				1.2		MHz
R _i	Input resistance		,	500			ΚΩ
G _v	O.L. voltage gain	f = 100Hz		70	80	-	dB
		f = 1KHz		60		ав	
eN	Input noise voltage	B = 22Hz to 22KHz			.10		μ∨
IN	Input noise current	B = 22HZ to 22KHZ			200		рА
CMR	Common Mode rejection	f = 1KHz		66	84		dB
SVR	Supply voltage rejection	f = 100Hz R _G = 10KΩ V _R = 0.5V	$V_{s} = 24V$ $V_{s} = \pm 12V$ $V_{s} = \pm 6V$	60	70 75 80		dB dB dB
V _{DROP} (HIGH)			I _p = 100mA		0.7		
		V = 12 5V 15 110V	I _p = 500mA		1.0	1.5	\ \
V _{DROP} (LOW)		$V_s = \pm 2.5 V \text{ to } \pm 12 V$	I _p = 100mA		0.3	-	V
			I _p = 500mA		0.5	1.0] •
C _s	Channel separation	$f = 1KHz$ $R_{L} = 10\Omega$ $G_{v} = 30dB$	V _s = 24V V _s = 6V	<u> </u>	60 60		dB
T _{sd}	Thermal shutdown junction temperature				145		°C

Fig. 1 - Quiescent current vs. supply voltage




Fig. 2 - Open loop gain vs. frequency




Fig. 3 - Common mode




Fig. 4 - Output swing vs. load current $(V_s = \pm 5V)$




Fig. 5 - Output swing vs. load current $(V_s = \pm 12V)$




Fig. 6 - Supply voltage rejection vs. frequency





Fig. 7 - Channel separation





L2750

DUAL LOW DROP HIGH POWER OPERATIONAL AMPLIFIER

ADVANCE DATA

- HIGH OUTPUT CURRENT
- VERY LOW SATURATION VOLTAGE
- LOW VOLTAGE OPERATION
- LOW INPUT OFFSET VOLTAGE
- GND COMPATIBLE INPUTS
- ST-BY FUNCTION (LOW CONSUMPTION)
- HIGH APPLICATION FLEXIBILITY


PROTECTIONS:

- VERY INDUCTIVE LOADS
- OVERRATING CHIP TEMPÉRATURE
- LOAD DUMP VOLTAGE
- FORTUITOUS OPEN GROUND
- ESD

DESCRIPTION

The L2750 is a new technology class AB dual power operational amplifier assembled in Multiwatt 11 package.

Thanks to the fully complementary PNP/NPN output configuration the L2750 can deliver a rail-to-




rail output voltage swing even at the highest current.

Additional feature is the very low current Stand-By function.


The high application flexibility of the L2750 makes the device suitable for either motor driving/control and audio applications purposes.

BLOCK DIAGRAM



1/8

PIN CONNECTION (Top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{S op}	Operating Supply Voltage	18	V
V _{S max}	Supply Voltage	28	V
V _{PEAK}	Peak Supply Voltage (t = 50ms)	40	V
Vi	Input Voltage	V _{S op}	V
Vi	Differential Input Voltage	V _{S op}	V
lo	Output Peak Current (non rep. t = 100µs)	5	Α
lo	Output Peak Current (rep. f > 10Hz)	4	Α
P _{tot}	Power Dissipation T _{CASE} = 85°C	36	W
T _{stg} , T _j	Storage and Junction Temperature	-40 to 150	°C

THERMAL DATA

Symbol	I Description		Value	Unit
R _{th j-case}	Thermal Resistance Junction-case	Max	1.8	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the operational amplifier with $G_V = 24dB$; $V_S = 14.4V$; $T_{amb} = 25^{\circ}C$, unless otherwise specified

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply Voltage		4		18	V
ld	Total Quiescent Drain Current			30	50	mA
Vos	Input Offset Voltage				5	mV
I _{SB}	ST-BY Current Consumption				50	μΑ
Is	Input Bias Current				0.5	μA
los	Input Offset Current				50	nA .
V _{DROP}	Output Voltage Drop (High)	I _O = 0.5A I _O = 3A		0.25 1.1	0.5 2.5	V
	Output Voltage Drop (Low)	I _O = 0.5A I _O = 3A		0.25 1	0.5 2	V
SR	Slew Rate			4		V/µs
В	Gain Bandwidth Prod			10		MHz
G∨	Open Loop Voltage Gain	f = 1KHz		85		dB
R _{IN}	Input Resistance			150		MΩ
EIN	Input Noise Voltage	$R_s = 0$ to $10K\Omega$ f = 22Hz to 22KHz		3		μV
CMRR	Common Mode Rejection Ratio		75	90		dB

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
SVR	Supply Voltage Rejection	R _s = 0 f = 100Hz	75	90		dB
Ст	Crosstalk	f = 1KHz to 10KHz		80		dB

APPLICATION SUGGESTION

The high flexibility makes the L2750 suitable for a wide range of applications.

Motor Controller

The device can be utilized as a motor controller. Fig.1 represents a bidirectional DC motor control suitable for logic driving. In these kinds of application it is possible to take advantage of the high current capability of the L2750 for driving several types of low impedance motors in a broad range of applications. Moreover the low drop allows high start up currents even at lowest supply voltage.

Audio Applications

Another typical utilization of the L2750 concerns the audio field, as follows:

- DRIVER FOR BOOSTER: The remarkably low distortion and noise makes the device proper to be used as high quality driver for main amplifiers (i.e. car radio boosters). An example is shown by Fig. 5, where the gain is set to 24 dB (see also the relevant characteristics).
- 2) CAR RADIO BOOSTER WITH DIFFERENTIAL INPUT: Fig. 10 shows an example of car radio booster, with a gain of 30 dB, that is specially recommended for active loudspeakers. Among its main feature is the differential input and subsequent high noise suppression. The typical output power delivered into a 4Ω load is 24W (Vs = 14.4V; d =10%), as shown by the characteristics enclosed.

Figure 1




Figure 2: Low Drop Voltage vs. Output Current




Figure 3: High Drop Voltage vs. Output Current




Figure 4: Open Loop Gain vs. Phase Response




Figure 5: Stereo Audio Amplifier Application Circuit





Figure 6: P.C. Board and Components Layout of the Circuit of Figure 5 (1:1 scale)



AUDIO STEREO APPLICATION CIRCUIT OF FIGURE 5

Figure 7: Quiescent Drain Current vs. Supply Voltage




Figure 9: Distortion vs. Frequency




Figure 11: Supply Voltage Rejection vs. Frequency




Figure 8: Distortion vs. Output Voltage




Figure 10: Cross-Talk vs Frequency




Figure 12: EN Input vs. Ra




Figure 13: Bridge Power Amplifier with Balanced Input Application Circuit





Figure 14: P.C. Board and Component Layout of the Circuit of Figure 13 (1:1 scale)



BRIDGE AUDIO APPLICATION CIRCUIT OF FIGURE 13

Figure 15: Quiescent Drain Current vs. Supply Voltage




Figure 17: Output Power vs. Supply Voltage




Figure 19: Distortion vs. Output Power




Figure 16: Noise vs. Rs




Figure 18: Output Power vs Supply Voltage




Figure 20: Distortion vs. Output Power




Figure 21: Distortion vs. Output Power




Figure 23: Distortion vs. Frequency




Figure 25: Total Power Dissipation and Efficiency vs. Output Power




Figure 22: Distortion vs. Output Power




Figure 24: Supply Voltage Rejection vs. Frequency





Figure 26: Total Power Dissipation and Efficiency vs. Output Power



8/8



DUAL 5V REGULATOR WITH RESET


PRELIMINARY DATA

- OUTPUT CURRENTS: $I_{01} = 400 \text{mA}$ $I_{02} = 400 \text{mA}$
- FIXED PRECISION OUTPUT VOLTAGE 5V ± 2%
- RESET FUNCTION CONTROLLED BY IN-PUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PRO-GRAMMABLE TIMING
- RESET OUTPUT LEVEL RELATED TO OUTPUT 2
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- LOW LEAKAGE CURRENT, LESS THAN 1μA AT OUTPUT 1
- LOW QUIESCENT CURRENT (INPUT 1)
- INPUT OVERVOLTAGE PROTECTION UP TO 60V

- RESET OUTPUT HIGH
- OUTPUT TRANSISTORS SOA PROTEC-TION
- SHORT CIRCUIT AND THERMAL OVER-LOAD PROTECTION

The L4901A is a monolithic low drop dual 5V regulator designed mainly for supplying microprocessor systems.


Reset and data save functions during switch on/ off can be realized.




ABSOLUTE MAXIMUM RATINGS

V_{IN}	DC input voltage	24	V
	Transient input overvoltage (t = 40 ms)	60	V
l _o	Output current	internally limited	
T_j	Storage and junction temperature	-40 to 150	°C

BLOCK DIAGRAM




L4901A



CONNECTION DIAGRAM

(Top view)




PIN FUNCTIONS

N°	NAME	FUNCTION		
1	INPUT 1	Low quiescent current 400mA regulator input.		
2	INPUT 2	400mA regulator input.		
3	TIMING CAPACITOR	If Reg. 2 is switched-ON the delay capacitor is charged with a $10\mu\text{A}$ constant current. When Reg. 2 is switched-OFF the delay capacitor is discharged.		
4	GND	Common ground.		
5	RESET OUTPUT	When pin 3 reaches 5V the reset output is switched high. Therefore $t_{RD}=C_t$ ($\frac{5V}{10\mu A}$); t_{RD} (ms) = C_t (nF)		
6	OUTPUT 2	5V - 400mA regulator output. Enabled if V _O 1 $>$ V _{RT} and V _{IN 2} $>$ V _{IT} . If Reg. 2 is switched-OFF the C ₀₂ capacitor is discharged.		
7	OUTPUT 1	5V - 400mA regulator output with low leakage (in switch-OFF condition).		

THERMAL DATA

R _{th j-case}	Thermal resistance junction-case	max	4	°C/W

TEST CIRCUIT



ELECTRICAL CHARACTERISTICS ($V_{IN1} = V_{IN2} = 14,4V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vi	DC operating input voltage				20	V
V ₀₁	Output voltage 1	R load 1K Ω	4.95	5.05	5.15	٧
V _{02H}	Output voltage 2 HIGH	R load 1KΩ	V ₀₁ -0.1	5	V ₀₁	V
V ₀₂ L	Output voltage 2 LOW	I ₀₂ = -5mA		0.1		V
I ₀₁	Output current 1	∆V ₀₁ = -100mV	400			mA
I _{L01}	Leakage output 1 current	$V_{1N} = 0$ $V_{01} \le 3V$			1	μΑ
102	Output current 2	$\Delta V_{02} = -100 \text{mV}$	400			mA
V _{i01}	Output 1 dropout voltage (*)	I ₀₁ = 10mA I ₀₁ = 100mA I ₀₁ = 300mA		0.7 0.8 1.1	0.8 1 1.4	> >> > > > > > > > > > > > > > > > > >
V _{IT}	Input threshold voltage		V ₀₁ +1.2	6.4	V ₀₁ + 1.7	٧
V _{ITH}	Input threshold voltage hyst.			250		mV
ΔV ₀₁	Line regulation 1	7V < V _{IN} < 18V I ₀₁ = 5mA		5	50	mV
ΔV ₀₂	Line regulation 2	I ₀₂ = 5mA		5	50	mV
Δ٧ ₀₁	Load regulation 1	5mA < I ₀₁ < 400mA		50	100	m∨
ΔV ₀₂	Load regulation 2	5mA < I ₀₂ < 400mA		50	100	mV
IQ	Quiescent current	$0 < V_{IN} < 13V$ $7V < V_{IN} < 13V$ $I_{02} = I_{01} \le 5mA$		4.5 1.6	6.5 3.5	mA mA
I _{Q1}	Quiescent current 1	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		0.6	0.9	mA

ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test Condition	ons	Min.	Тур.	Max.	Unit
V _{RT}	Reset threshold voltage			V ₀₂ -0.15	4.9	V ₀₂ -0.05	V
V _{RTH}	Reset threshold hysteresis			30	50	80	mV
V _{RH}	Reset output voltage HIGH	I _R = 500μA		V ₀₂ -1	4.12	V ₀₂	V
V _{RL}	Reset output voltage LOW	I _R = -5mA			0.25	0.4	٧
t _{RD}	Reset pulse delay	C _t = 10nF		3	5	11	ms
t _d	Timing capacitor discharge time	C _t = 10nF				20	μs
$\frac{\Delta V_{01}}{\Delta T}$	Thermal drift	-20°C ≤ T _{amb} ≤ 125	s°C		0.3 -0.8		mV/°C
$\frac{\Delta V_{02}}{\Delta T}$	Thermal drift	-20°C ≤ T _{amb} ≤ 125	5°C		0.3		mV/°C
SVR1	Supply voltage rejection	f = 100Hz V	R = 0.5V = 100mA	50	84	-	dB
SVR2	Supply voltage rejection			50	80		dB
T _{JSD}	Thermal shut down				150		°C

^{*} The dropout voltage is defined as the difference between the input and the output voltage when the output voltage is lowered of 25mV under constant output current condition.

APPLICATION INFORMATION

In power supplies for μP systems it is necessary to provide power continuously to avoid loss of information in memories and in time of day clocks, or to save data when the primary supply is removed. The L4901A makes it very easy to supply such equipments; it provides two voltage regulators (both 5V high precision) with separate inputs plus a reset output for the data save function.

CIRCUIT OPERATION (see Fig. 1)

After switch on Reg. 1 saturates until V_{01} rises to the nominal value.

When the input 2 reaches V_{1T} and the output 1 is higher than V_{RT} the output 2 (V_{02}) switches on and the reset output (V_R) also goes high after a programmable time T_{RD} (timing capacitor).

 $\mbox{V}_{\rm 02}$ and $\mbox{V}_{\rm R}$ are switched together at low level when one of the following conditions occurs:

an input overvoltage

- an overload on the output 1 ($V_{01} < V_{RT}$); - a switch off ($V_{IN} < V_{IT} - V_{ITH}$);

and they start again as before when the condition is removed.

An overload on output 2 does not switch Reg. 2, and does not influence Reg. 1.

The V₀₁ output features:

- 5V internal reference without voltage divider between the output and the error comparator;
- very low drop series regulator element utilizing current mirrors;

permit high output impedance and then very low leakage current error even in power down condition.

This output may therefore be used to supply circuits continuously, such as volatile RAMs, allowing the use of a back-up battery. The V_{01}

CIRCUIT OPERATION (continued)


regulator also features low consumption (0.6mA typ.) to minimize battery drain in applications where the V_1 regulator is permanently connected to a battery supply.

The V_{02} output can supply other non essential 5V circuits wich may be powered down when the system is inactive, or that must be powered

down to prevent uncorrect operation for supply voltages below the minimum value.

The reset output can be used as a "POWER DOWN INTERRUPT", permitting RAM access only in correct power conditions, or as a "BACK-UP ENABLE" to transfer data into in a NV SHADOW MEMORY when the supply is interrupted.

Fig. 1



APPLICATION SUGGESTIONS

Fig. 2 shows an application circuit for a μ P system typically used in trip computers or in car radios with programmable tuning.

Reg. 1 is permanently connected to a battery and supplies a CMOS time-of-day clock and a CMOS microcomputer chip with volatile memory. Reg. 2 may be switched OFF when the system is inactive.

Fig. 4 shows the L4901A with a back up battery on the V_{01} output to maintain a CMOS time-of-day clock and a stand by type N-MOS μ P. The reset output makes sure that the RAM is forced into the low consumption stand by state, so the access to memory is inhibit and the back up battery voltage cannot drop so low that memory contents are corrupted.

In this case the main on-off switch disconnects both regulators from the supply battery.

The L4901A is also ideal for microcomputer systems using battery backup CMOS static RAMs. As shown in fig. 5 the reset output is used both to disable the μP and, through the address decoder M74HC138, to ensure that the RAMS are disabled as soon as the main supply starts to fall.

Another interesting application of the L4901A is in μ P system with shadow memories. (see fig. 6)

When the input voltage goes below $V_{\rm IT}$, the reset output enables the execution of a routine that saves the machine's state in the shadow RAM (xicor x 2201 for example).

Thanks to the low consumption of the Reg. 1 a $680\mu F$ capacitor on its input is sufficient to provide enough energy to complete the operation. The diode on the input guarantees the supply of the equipment even if a short circuit on V_1 occurs,

APPLICATION SUGGESTION (continued)

Fig. 2





Fig. 3 - P.C. board component layout of fig. 2 (1: 1 scale)



APPLICATION SUGGESTION (continued)

Fig. 4





Fig. 5



APPLICATION SUGGESTION (continued)

Fig. 6




Fig. 7 - Quiescent current (Reg. 1) vs. output current




Fig. 8 - Quiescent current (Reg. 1) vs. input voltage




Fig. 9 - Total quiescent current vs. input voltage




Fig. 10 - Regulator 1 output current and short circuit current vs. input voltage




Fig. 11 - Regulator 2 output current and short circuit current vs. input voltage






Fig. 12 - Supply voltage rejection regulators 1 and 2 vs. input ripple frequence







DUAL 5V REGULATOR WITH RESET AND DISABLE


PRELIMINARY DATA

- DOUBLE BATTERY OPERATING
- OUTPUT CURRENTS: In = 300mA $I_{02} = 300 \text{mA}$
- FIXED PRECISION OUTPUT VOLTAGE 5V ± 2%
- RESET FUNCTION CONTROLLED BY IN-PUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PRO-GRAMMABLE TIMING
- RESET OUTPUT LEVEL RELATED TO **OUTPUT 2**
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- OUTPUT 2 DISABLE LOGICAL INPUT
- LOW LEAKAGE CURRENT, LESS THAN 1µA AT OUTPUT 1
- RESET OUTPUT NORMALLY HIGH

- INPUT OVERVOLTAGE PROTECTION UP TO 60V
- OUTPUT TRANSISTORS SOA PROTEC-TION
- SHORT CIRCUIT AND THERMAL OVER-LOAD PROTECTION


The L4902A is a monolithic low drop dual 5V regulator designed mainly for supplying microprocessor systems.

Reset and data save functions and remote switch on/off control can be realized.




ABSOLUTE MAXIMUM RATINGS

V _{IN}	DC input voltage Transient input overvoltage (t = 40 ms)	28 60	V
I_o T_{stg} , T_j	Output current Storage and junction temperature	internally limited -40 to 150	°C




June 1988

L4902A



CONNECTION DIAGRAM

(Top view)




PIN FUNCTIONS

N°	NAME	FUNCTION
1	INPUT 1	Regulators common input.
2	TIMING CAPACITOR	If Reg. 2 is switched-ON the delay capacitor is charged with a $5\mu A$ constant current. When Reg. 2 is switched-OFF the delay capacitor is discharged.
3	V ₀₂ DISABLE INPUT	A high level (> V _{DT}) disable output Reg. 2.
4	GND	Common ground.
5	RESET OUTPUT	When pin 2 reaches 5V the reset output is switched high. Therefore $t_{RD}=C_t$ ($\frac{5V}{10\mu A}$); t_{RD} (ms) $=C_t$ (nF).
6	OUTPUT 2	5V - 300mA regulator output. Enabled if $V_{\rm O}$ 1 > $V_{\rm RT}$. DISABLE INPUT < $V_{\rm DT}$ and $V_{\rm IN}$ > $V_{\rm IT}$. If Reg. 2 is switched-OFF the $C_{\rm O2}$ capacitor is discharged.
7	OUTPUT 1	5V - 300mA. Low leakage (in switch-OFF condition) output.

THERMAL DATA

R _{th j-case}	Thermal resistance junction-case	max	4	°C/W

TEST CIRCUIT



ELECTRICAL CHARACTERISTICS ($V_{IN} = 14.4V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vi	DC operating input voltage				24	V
V ₀₁	Output voltage 1	R load 1KΩ	4.95	5.05	5.15	V
V ₀₂ H	Output voltage 2 HIGH	R load 1KΩ	V ₀₁ -0.1	5	V ₀₁	٧
V ₀₂ L	Output voltage 2 LOW	I ₀₂ = -5mA		0.1		V
I ₀₁	Output current 1 max.	∆V ₀₁ = -100mV	300			mA
I _{L01}	Leakage output 1 current	$V_{1N} = 0 \\ V_{01} \le 3V$			1	μΑ
102	Output current 2 max.	ΔV ₀₂ = -100mV	30 0			mA
V _{i01}	Output 1 dropout voltage (*)	I ₀₁ = 10mA I ₀₁ = 100mA I ₀₁ = 300mA		0.7 0.8 1.1	0.8 1 1.4	V V V
VIT	Input threshold voltage		V ₀₁ +1.2	6.4	V ₀₁ +1.7	V
V _{iTH}	Input threshold voltage hysteresis			250		mV
∆V ₀₁	Line regulation 1	$7V < V_{1N} < 24V I_{01} = 5mA$		5	50	mV
ΔV ₀₂	Line regulation 2	I ₀₂ = 5mA		5	50	mV
ΔV ₀₁	Load regulation 1	5mA < I ₀₁ < 300mA		40	80	mV
ΔV ₀₂	Load regulation 2	5mA < I ₀₂ < 300mA		50	80	mV
IQ	Quiescent current	$\begin{array}{l} 0 < V_{IN} < 13V \\ 7V < V_{IN} < 13V \\ 7V < V_{IN} < 13V \\ V_{02} \text{ LOW} \\ 7V < V_{IN} < 13V \\ V_{02} \text{ HIGH} \\ I_{01} = I_{02} \leqslant 5\text{mA} \end{array}$		4.5 2.7 1.6	6.5 4.5 3.5	mA mA mA
V _{RT}	Reset threshold voltage		V ₀₂ -0.15	4.9	V ₀₂ -0.05	V
V _{RTH}	Reset threshold hysteresis		30	50	80	mV

ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{RH}	Reset output voltage HIGH	I _R = 500μA	V ₀₂ -1	4.12	V ₀₂	V
V _{RL}	Reset output voltage LOW	I _R = -1mA		0.25	0.4	V
t _{RD}	Reset pulse delay	C _t = 10nF	3	5	11	ms
t _d	Timing capacitor discharge time	C _t = 10nF			20	μs
V _D T	V ₀₂ disable threshold voltage			1.25	2.4	V
ID	V ₀₂ disable input current	$V_D \le 0.4V$ $V_D \ge 2.4V$		-150 -30		μA μA
ΔV ₀₁ ΔT	Thermal drift	-20°C ≤ T _{amb} ≤ 125°C		0.3 -0.8		mV/°C
ΔV ₀₂ ΔT	Thermal drift	-20° C ≤ T _{amb} ≤ 125° C		0.3 -0.8		mV/°C
SVR1	Supply voltage rejection	f = 100Hz V _R = 0.5V I _o = 100mA	50	84		dB
SVR2	Supply voltage rejection		50	80		dB
T _{JSD}	Thermal shut down			150		°C

^{*} The dropout voltage is defined as the difference between the input and the output voltage when the output voltage is lowered of 25mV under constant output current condition.

APPLICATION INFORMATION

In power supplies for μP systems it is necessary to provide power continuously to avoid loss of information in memories and in time of day clocks, or to save data when the primary supply is removed. The L4902A makes it very easy to supply such equipments; it provides two voltage regulators (both 5V high precision) with common inputs plus a reset output for the data save function and a Reg. 2 disable input.

CIRCUIT OPERATION (see Fig. 1)

After switch on Reg. 1 saturates until V_{01} rises to the nominal value.

When the input reaches $V_{\rm IT}$ and the output 1 is higher than $V_{\rm RT}$ the output 2 ($V_{\rm 02}$) switches on and the reset output ($V_{\rm R}$) also goes high after a programmable time $T_{\rm RD}$ (timing capacitor).

 V_{02} and V_{R} are switched together at low level when one of the following conditions occurs:

– a high level ($> V_{DT}$) is applied on pin 3;

- an input overvoltage;
- an overload on the output 1 ($V_{01} < V_{RT}$);
- a switch off $(V_{IN} < V_{IT} V_{ITH})$;

and they start again as before when the condition is removed.

An overload on output 2 does not switch Reg. 2, and does not influence Reg. 1.

The V₀₁ output features:

- 5V internal reference without voltage divider between the output and the error comparator
- very low drop series regulator element utilizing current mirrors

permit high output impedance and then very low leakage current even in power down condition.

This output may therefore be used to supply circuits continuously, such as volatile RAMs, allowing the use of a back-up battery.

CIRCUIT OPERATION (continued)


The $\rm V_{02}$ output can supply other non essential 5V circuits wich may be powered down when the system is inactive, or that must be powered down to prevent uncorrect operation for supply voltages below the minimum value.

The reset output can be used as a "POWER DOWN INTERRUPT", permitting RAM access

only in correct power conditions, or as a "BACK-UP ENABLE" to transfer data into in a NV SHADOW MEMORY when the supply is interrupted.

The disable function can be used for remote on/off control of circuits connected to the V_{02} output.

Fig. 1



APPLICATION SUGGESTION

Fig. 2 illustrate how the L4902A's disable input may be used in a CMOS μ Computer application.

The V_{01} regulator (low consumption) supply permanently a CMOS time of day clock and a CMOS $\mu computer$ chip with volatile memory. V_{02} output, supplying non-essential circuits, is turned OFF under control of a μP unit.

Configurations of this type are used in products where the OFF switch is part of a keyboard scanned by a micro which operates continuously even in the OFF state.

Another application for the L4902A is supplying a shadow-ram microcomputer chip (SGS M38SH72 for exemple) where a fast NV memory is backed up on chip by a EEPROM when a low level on

the reset output occurs.

By adding two CMOS-SCHMIDT-TRIGGER and few external components, also a watch dog function may be realized (see fig. 5). During normal operation the microsystem supplies a periodical pulse waveform; if an anomalous condition occours (in the program or in the system), the pulses will be absent and the disable input will be activated after a settling time determined by R1 C1. In this condition all the circuitry connected to V₀₂ will be disabled, the system will be restarted with a new reset front.

The disable of V_{02} prevent spurious operation during microprocessor malfunctioning.

Fig. 2




Fig. 3 - P.C. board and component layout of the circuit of Fig. 2 (1: 1 scale)




Fig. 4




Fig. 5




Fig. 6 - Quiescent current vs. output current




Fig. 7 - Quiescent current vs. input voltage





Fig. 8 - Supply voltage rejection regulators 1 and 2 vs. input ripple frequence





DUAL 5V REGULATOR WITH RESET AND DISABLE FUNCTIONS

PRELIMINARY DATA

- OUTPUT CURRENTS: $I_{01} = 50 \text{mA}$ $I_{02} = 100 \text{mA}$
- FIXED PRECISION OUTPUT VOLTAGE 5V ± 2%
- RESET FUNCTION CONTROLLED BY IN-PUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PRO-GRAMMABLE TIMING
- RESET OUTPUT LEVEL RELATED TO OUTPUT 2
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- OUTPUT 2 DISABLE LOGICAL INPUT
- LOW LEAKAGE CURRENT, LESS THAN 1μA AT OUTPUT 1
- INPUT OVERVOLTAGE PROTECTION UP TO 60V

- RESET OUTPUT NORMALLY LOW
- OUTPUT TRANSISTORS SOA PROTEC-TION
- SHORT CIRCUIT AND THERMAL OVER-LOAD PROTECTION

The L4903 is a monolithic low drop dual 5V regulator designed mainly for supplying micro-processor systems.

Reset, data save functions and remote switch on/off control can be realized.




Minidip Plastic


ORDERING NUMBER: L4903

ABSOLUTE MAXIMUM RATINGS

V _{IN}	DC input voltage	24	V
V _t	Transient input overvoltage ($t = 40 \text{ ms}$)	60	V
P_{tot}	Power dissipation at T _{amb} = 50°C	1	W
T_{stg} , T_j	Storage and junction temperature	-40 to 150	°C




L4903



CONNECTION DIAGRAM

(Top view)




PIN FUNCTIONS

N°	NAME	FUNCTION
1	INPUT 1	Low quiescent current 50mA regulator input.
2	INPUT 2	100mA regulator input.
3	TIMING CAPACITOR	If Reg. 2 is switched-ON the delay capacitor is charged with a $10\mu A$ constant current. When Reg. 2 is switched-OFF the delay capacitor is discharged.
4	GND	Common ground.
5	V ₀₂ DISABLE INPUT	A high level (> V _{DT}) disables output Reg. 2.
6	RESET OUTPUT	When pin 3 reaches 5V the reset output is switched low. Therefore $t_{RD}=C_t~(\frac{5V}{10\mu A});~t_{RD}~(ms)=C_t~(nF).$
7	OUTPUT 2	5V - 100mA regulator output. Enabled if V _O 1 $>$ V _{RT} . DISABLE INPUT $<$ V _{DT} and V _{IN 2} $>$ V _{IT} . If Reg. 2 is switched OFF the C ₀₂ capacitor is discharged.
8	OUTPUT 1	5V - 50mA regulator output with low leakage in switch-OFF condition.


THERMAL DATA

R _{th i-p}	in Thermal resistance junction-pin 4	max	70	°C/W
R _{th j-ar}	The many largest and a sign and some	max	100	°C/W

TEST CIRCUIT



P.C. board and components layout of the test circuit (1: 1 scale)



 $\textbf{ELECTRICAL CHARACTERISTICS} \; (\text{V}_{\text{IN}} = 14,4\text{V}, \, \text{T}_{\text{amb}} = 25^{\circ}\text{C unless otherwise specified})$

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vi	DC operating input voltage				20	V
V ₀₁	Output voltage 1	R load 1KΩ	4.95	5.05	5.15	٧
V ₀₂ H	Output voltage 2 HIGH	R load 1KΩ	V ₀₁ -0.1	5	V ₀₁	V
V ₀₂ L	Output voltage 2 LOW	I ₀₂ = -5mA		0.1		V
I ₀₁	Output current 1 max. (*)	∆V ₀₁ = -100mV	50			mA
I _{L01}	Leakage output 1 current	V _{IN} = 0 V ₀₁ ≤ 3V			1	μΑ
I ₀₂	Output current 2 max. (*)	ΔV ₀₂ = -100mV	100			mΑ
V _{i01}	Output 1 dropout voltage (*)	I ₀₁ = 10mA I ₀₁ = 50mA		0.7 0.75	0.8 0.9	V
V _{IT}	Input threshold voltage		V ₀₁ +1.2	6.4	V ₀₁ + 1.7	٧
V _{ITH}	Input threshold voltage hysteresis			250		mV
∆V ₀₁	Line regulation 1	7V < V _{IN} < 18V I ₀₁ = 5mA		5	50	mV
ΔV ₀₂	Line regulation 2	I ₀₂ = 5mA		5	50	mV
△V ₀₁	Load regulation 1	V _{IN1} = 8V 5mA < I ₀₁ < 50mA		5	20	mV
ΔV ₀₂	Load regulation 2	5mA < I ₀₂ < 100mA		10	50	mV
IQ	Quiescent current	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		4.5 2.7 1.6	6.5 4.5 3.5	mA mA
I _{Q1}	Quiescent current 1	6.3V < V _{IN 1} < 13V V _{IN2} = 0 I ₀₁ < 5mA I ₀₂ = 0		0.6	0.9	mA

ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{RT}	Reset threshold voltage		V ₀₂ -0.4	4.7	V ₀₂ -0.2	٧
V _{RTH}	Reset threshold hysteresis		30	50	80	mV
V _{RH}	Reset output voltage HIGH	I _R = 500μA	V ₀₂ -1	4.12	V ₀₂	V
VRL	Reset output voltage LOW	I _R = -5mA		0.25	0.4	٧
t _{RD}	Reset pulse delay	C _t = 10nF	3	5	11	ms
t _d	Timing capacitor discharge time	C _t = 10nF			20	μs
V _D T	V ₀₂ disable threshold voltage			1.25	2.4	٧
1 _D	V ₀₂ disable input current	V _D ≤ 0.4V V _D ≥ 2.4V		-150 30		μΑ μΑ
∆V ₀₁ ∆T	Thermal drift	-20°C ≤ T _{amb} ≤ 125°C		0.3 -0.8		mV/°C
$\frac{\Delta V_{02}}{\Delta T}$	Thermal drift	-20° C ≤ T _{amb} ≤ 125° C		0.3 -0.8		mV/°C
SVR1	Supply voltage rejection	f=100Hz V _R =0.5V I _o =50mA	50	84		dB
SVR2	Supply voltage rejection	I _o = 100mA	50	80		dB
T _{JSD}	Thermal shut down			150		°C

^{*} The dropout voltage is defined as the difference between the input and the output voltage when the output voltage is lowered of 25mV under constant output current conditions.

APPLICATION INFORMATION

In power supplies for μP systems it is necessary to provide power continuously to avoid loss of information in memories and in time of day clocks, or to save data when the primary supply is removed. The L4903 makes it very easy to supply such equipments; it provides two voltage regulators (both 5V high precision) with separate inputs plus a reset output for the data save function and Reg. 2 disable input.

CIRCUIT OPERATION (see Fig. 1)

After switch on Reg. 1 saturates until V_{01} rises to the nominal value.

When the input 2 reaches V_{1T} and the output 1 is higher than V_{RT} the output 2 (V_{02} and V_{R}) switches on and the reset output (V_{R}) goes low after a programmable time T_{RD} (timing capacitor). V_{02} is switched at low level and V_{R} at high level when one of the following conditions occurs:

- a high level ($> V_{DT}$) is applied on pin 5;
- an input overvoltage;
- an overload on the output 1 ($V_{01} < V_{RT}$);
- a switch off (V_{IN} < V_{IT} V_{ITH});

and they start again as before when the condition is removed.

An overload on output 2 does not switch Reg. 2, and does not influence Reg. 1.

The V₀₁ output features:

- 5V internal reference without voltage divider between the output and the error comparator
- very low drop series regulator element utilizing current mirrors

permit high output impedance and then very low leakage current even in power down conditions.

This output may therefore be used to supply circuits continuously, such as volatile RAMs, allowing the use of a back-up battery.

CIRCUIT OPERATION (continued)


The V_{02} output can supply other non essential 5V circuits wich may be powered down when the system is inactive, or that must be powered down to prevent uncorrect operation for supply voltages below the minimum value.

The reset output can be used as a "POWER DOWN INTERRUPT", permitting RAM access

only in correct power conditions, or as a "BACK-UP ENABLE" to transfer data into in a NV SHADOW MEMORY when the supply is interrupted.

The disable function can be used for remote on/off control of circuits connected to the $\rm V_{02}$ output.

Fig. 1



APPLICATION SUGGESTION

Fig. 2 illustrates how the L4903's disable input may be used in a CMOS μ Computer application.

The V_{01} regulator (low consumption) supply permanently a CMOS time of day clock and a CMOS μ computer chip with volatile memory. V_{02} output, supplying non-essential circuits, is

turned OFF under control of a μ P unit.

Configurations of this type are used in products where the OFF switch is part of a keyboard scanned by a micro which operates continuously even in the OFF state.

Fig. 2




Fig. 3 - Quiescent current (Reg. 1) vs. output current




Fig. 4 - Quiescent current (Reg. 1) vs. input voltage




Fig. 5 - Total quiescent current vs. input voltage





Fig. 6 - Supply voltage rejection regulators 1 and 2 vs. input ripple frequence







DUAL 5V REGULATOR WITH RESET

PRELIMINARY DATA

- OUTPUT CURRENTS: I₀₁ = 50mA I₀₂ = 100mA
- FIXED PRECISION OUTPUT VOLTAGE 5V ± 2%
- RESET FUNCTION CONTROLLED BY IN-PUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PRO-GRAMMABLE TIMING
- RESET OUTPUT LEVEL RELATED TO OUTPUT 2
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- LOW LEAKAGE CURRENT, LESS THAN 1μA AT OUTPUT 1
- LOW QUIESCENT CURRENT (INPUT 1)
- INPUT OVERVOLTAGE PROTECTION UP TO 60V

- RESET OUTPUT NORMALLY HIGH
- OUTPUT TRANSISTORS SOA PROTEC-TION
- SHORT CIRCUIT AND THERMAL OVER-LOAD PROTECTION

The L4904A is a monolithic low drop dual 5V regulator designed mainly for supplying microprocessor systems.

Reset and data save functions during switch on/ off can be realized.




Minidip Plastic


ORDERING NUMBER: L4904A

ABSOLUTE MAXIMUM RATINGS


V_{IN}	DC input voltage	24	V
- 114	Transient input overvoltage (t = 40 ms)	60	V
l _o	Output current	internally limited	
P_{tot}	Power dissipation at $T_{amb} = 50^{\circ}C$	1	W
Ti	Storage and junction temperature	-40 to 150	°C



L4904A



CONNECTION DIAGRAM (Top view)




PIN FUNCTIONS

N°	NAME	FUNCTION
1	INPUT 1	Low quiescent current 50mA regulator input.
2	INPUT 2	100mA regulator input.
3	TIMING CAPACITOR	If Reg. 2 is switched-ON the delay capacitor is charged with a $10\mu A$ constant current. When Reg. 2 is switched-OFF the delay capacitor is discharged.
4	GND	Common ground.
6	RESET OUTPUT	When pin 3 reaches 5V the reset output is switched high. Therefore $t_{RD}=C_t$ ($\frac{5V}{10\mu A}$); t_{RD} (ms) = C_t (nF).
7	OUTPUT 2	5V - 100mA regulator output. Enabled if V _O 1 $>$ V _{RT} and V _{IN 2} $>$ V _{IT} . If Reg. 2 is switched-OFF the C ₀₂ capacitor is discharged.
8	OUTPUT 1	5V - 50mA regulator output with low leakage in switch-OFF condition.


THERMAL DATA

1116111111	AL DAIA			
R _{th j-amb}	Thermal resistance junction-ambient	max	100	°C/W
	SGS-THOMSON MIGROELECTROMICS			3/8

TEST CIRCUIT



P.C. board and components layout of the test circuit (1:1 scale)



$\textbf{ELECTRICAL CHARACTERISTICS} \; (\text{V}_{\text{IN}} = 14,4\text{V}, \, \text{T}_{\text{amb}} = 25^{\circ}\text{C unless otherwise specified})$

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vi	DC operating input voltage				20	V
V ₀₁	Output voltage 1	R load 1KΩ	4.95	5.05	5.15	V
V _{02 H}	Output voltage 2 HIGH	R load 1KΩ	V ₀₁ -0.1	5	V ₀₁	V
V ₀₂ L	Output voltage 2 LOW	I ₀₂ = -5mA		0.1		٧
101	Output current 1	∆V ₀₁ = -100mV	50			mA
I _{L01}	Leakage output 1 current	$V_{1N} = 0$ $V_{01} \le 3V$			1	μΑ
102	Output current 2	$\Delta V_{02} = -100 \text{mV}$	100			mA
V _{i01}	Output 1 dropout voltage (*)	I ₀₁ = 10mA I ₀₁ = 50mA		0.7 0.75	0.8 0.9	V
V _{IT}	Input threshold voltage		V ₀₁ +1.2	6.4	V ₀₁ +1.7	V
V _{ITH}	Input threshold voltage hyst.			250		mV
ΔV ₀₁	Line regulation	$7V < V_{1N} < 18V I_{01} = 5mA$		5	50	mV
ΔV ₀₂	Line regulation 2	I ₀₂ = 5mA		5	50	111 V
ΔV ₀₁	Load regulation 1	V _{IN} = 8V 5mA < I ₀₁ < 50mA		5	20	mV
ΔV ₀₂	Load regulation 2	5mA < I ₀₂ < 100mA		10	50	111 V
IQ	Quiescent current	$0 < V_{IN} < 13V$ $7V < V_{IN} < 13V$ $I_{02} = I_{01} \le 5mA$		4.5 1.6	6.5 3.5	mA mA
I _{Q1}	Quiescent current 1	$6.3V < V_{1N1} < 13V$ $V_{1N2} = 0$ $I_{01} \le 5mA$ $I_{02} = 0$		0.6	0.9	mA

ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test Con	ditions	Min.	Тур.	Max.	Unit
V _{RT}	Reset threshold voltage			V ₀₂ -0.15	4.9	V ₀₂ -0.05	V ·
V _{RTH}	Reset threshold hysteresis			30	50	80	mV
V _{RH}	Reset output voltage HIGH	I _R = 500μA		V ₀₂ -1	4.12	V ₀₂	V
V _{RL}	Reset output voltage LOW	I _R = -5mA			0.25	0.4	٧
t _{RD}	Reset pulse delay	C _t = 10nF		3		11	ms
^t d	Timing capacitor discharge time	C _t = 10nF				20	μs
$\frac{\Delta V_{01}}{\Delta T}$	Thermal drift	-20°C ≤ T _{amb} ≤	≨ 125°C		0.3 - 0.8		mV/°C
$\frac{\Delta V_{02}}{\Delta T}$	Thermal drift	-20°C ≤ T _{amb} ≤	€ 125°C		0.3 -0.8		mV/°C
SVR1	Supply voltage rejection	f = 100Hz	I _o = 50mA	50	84		dB
SVR2	Supply voltage rejection	V _R = 0.5V	I _o = 100mA	50	80		dB
T _{JSD}	Thermal shut down				150		°C

^{*} The dropout voltage is defined as the difference between the input and the output voltage when the output voltage is lowered of 25mV under constant output current condition.

APPLICATION INFORMATION

In power supplies for μP systems it is necessary to provide power continuously to avoid loss of information in memories and in time of day clocks, or to save data when the primary supply is removed. The L4904A makes it very easy to supply such equipments; it provides two voltage regulators (booth 5V high precision) with separate inputs plus a reset output for the data save function.

CIRCUIT OPERATION (see Fig. 1)

After switch on Reg. 1 saturates until V_{01} rises to the nominal value.

When the input 2 reaches V_{IT} and the output 1 is higher than V_{RT} the output 2 (V_{02}) switches on and the reset output (V_R) also goes high after a programmable time T_{RD} (timing capacitor).

 V_{02} and V_R are switched together at low level when one of the following conditions occurs:

— an input overvoltage

- an overload on the output 1 ($V_{01} < V_{RT}$); - a switch off ($V_{IN} < V_{IT} - V_{ITH}$);

and they start again as before when the condition is removed.

An overload on output 2 does not switch Reg. 2, and does not influence Reg. 1.

The V₀₁ output features:

- 5V internal reference without voltage divider between the output and the error comparator;
- very low drop series regulator element utilizing current mirrors;

permit high output impedance and then very low leakage current even in power down conditions.

This output may therefore be used to supply circuits continuously, such as volatile RAMs, allowing the use of a back-up battery. The V₀₁ regulator also features low consumption (0.6mA

CIRCUIT OPERATION (continued)


typ.) to minimize battery drain in applications where the V_1 regulator is permanently connected to a battery supply.

The V_{02} output can supply other non essential 5V circuits which may be powered down when the system is inactive, or that must be powered down to prevent uncorrect operation for supply

voltages below the minimum value.

The reset output can be used as a "POWER DOWN INTERRUPT", permitting RAM access only in correct power conditions, or as a "BACK-UP ENABLE" to transfer data into in a NV SHADOW MEMORY when the supply is interrupted.

Fig. 1



APPLICATION SUGGESTIONS

Fig. 2 shows an application circuit for a μP system.

Reg. 1 is permanently connected to a battery and supplies a CMOS time-of-day clock and a CMOS microcomputer chip with volatile memory.

Reg. 2 may be switched OFF when the system is inactive.

Fig. 3 shows the L4904A with a back up battery

on the $\rm V_{01}$ output to maintain a CMOS time-of-day clock and a stand by type C-MOS μ P. The reset output makes sure that the RAM is forced into the low consumption stand by state, so the access to memory is inhibit and the back up battery voltage cannot drop so low that memory contents are corrupted.

In this case the main on-off switch disconnects both regulators from the supply battery.

Application Circuits of a Microprocessor system (Fig. 2) or with data save battery (Fig. 3). The reset output provide delayed rising front at the turn-off of the regulator 2.

Fig. 2




Fig. 3




Fig. 4 - Quiescent current (Reg. 1) vs. output current




Fig. 5 - Quiescent current (Reg. 1) vs. input voltage




Fig. 6 - Total quiescent current vs. input voltage





Fig. 7 - Supply voltage rejection regulators 1 and 2 vs. input ripple frequence





DUAL 5V REGULATOR WITH RESET


ADVANCE DATA

- DOUBLE BATTERY OPERATING
- OUTPUT CURRENTS: $I_{01} = 200 \text{mA}$ $I_{02} = 300 \text{mA}$
- FIXED PRECISION OUTPUT VOLTAGE 5V ± 1%
- RESET FUNCTION CONTROLLED BY IN-PUT VOLTAGE AND OUTPUT 1 VOLTAGE
- RESET FUNCTION EXTERNALLY PRO-GRAMMABLE TIMING
- RESET OUTPUT LEVEL RELATED TO OUTPUT 2
- OUTPUT 2 INTERNALLY SWITCHED WITH ACTIVE DISCHARGING
- LOW LEAKAGE CURRENT, LESS THAN 1μA AT OUTPUT 1
- LOW QUIESCIENT CURRENT (INPUT 1)
- INPUT OVERVOLTAGE PROTECTION UP TO 60V

- RESET OUTPUT HIGH
- OUTPUT TRANSISTORS SOA PROTEC-TION
- SHORT CIRCUIT AND THERMAL OVER-LOAD PROTECTION

The L4905 is a monolithic low drop dual 5V regulator designed mainly for supplying microprocessor systems.


Reset and data save functions during switch on/off can be realized.



ABSOLUTE MAXIMUM RATINGS


VIN	DC input voltage	28	٧
	Transient input overvoltage $(t = 40 \text{ ms})$	60	V
10	Output current	internally limited	
$\check{T_{i}}$	Storage and junction temperature	-40 to 150	°C

BLOCK DIAGRAM




1/8

L4905



CONNECTION DIAGRAM

(Top view)




PIN FUNCTIONS

N°	NAME	FUNCTION		
1	INPUT 1	Low quiescent current 200mA regulator input.		
2	INPUT 2	300mA regulator input.		
3	TIMING CAPACITOR	If Reg. 2 is switched-ON the delay capacitor is charged with a $10\mu A$ constant current. When Reg. 2 is switched-OFF the delay capacitor is discharged.		
4	GND	Common ground.		
5	RESET OUTPUT	When pin 3 reaches 5V the reset output is switched high. Therefore $t_{RD}=C_t$ ($\frac{5V}{10\mu A}$); t_{RD} (ms) = C_t (nF)		
6	ОUТРUТ 2	5V - 300mA regulator output. Enabled if V _O 1 > V _{RT} and V _{IN 2} > V _{IT} . If Reg. 2 is switched-OFF the C ₀₂ capacitor is discharged.		
7	OUTPUT 1	5V - 200mA regulator output with low leakage (in switch-OFF condition).		

THERMAL DATA

R _{th I-case}	Thermal resistance junction-case	max	4	°C/W
· ·tn j-case	Thormal resistance junction case	IIIdA	7	0, 11

TEST CIRCUIT



ELECTRICAL CHARACTERISTICS ($V_{IN1} = V_{IN2} = 14,4V$, $T_{amb} = 25^{\circ}$ unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vi	DC operating input voltage				24	V
V ₀₁	Output voltage 1	R load 1KΩ	5.0	5.05	5.1	V
V _{02H}	Output voltage 2 HIGH	R load 1KΩ	V ₀₁ -0.1	5	V ₀₁	٧
V ₀₂ L	Output voltage 2 LOW	I ₀₂ = -5mA		0.1		٧
101	Output current 1	∆V ₀₁ ≈ -100mV	200			mA
I _{L01}	Leakage output 1 current	$V_{1N} = 0$ $V_{01} \le 3V$			1	μА
102	Output current 2	$\Delta V_{02} = -100 \text{mV}$	300			mA
V _{i01}	Output 1 dropout voltage (*)	l ₀₁ = 10mA l ₀₁ = 100mA l ₀₁ = 200mA		0.7 0.8 1.05	0.8 1 1.3	V V
V _{IT}	Input threshold voltage		V ₀₁ +1.2	6.4	V ₀₁ +1.7	٧
V_{ITH}	Input threshold voltage hyst.			250		mV
ΔV ₀₁	Line regulation 1	7V < V _{IN} < 24V I ₀₁ = 5mA		5	50	mV
ΔV ₀₂	Line regulation 2	I ₀₂ = 5mA		5	50	mV
ΔV ₀₁	Load regulation 1	5mA < I ₀₁ < 200mA		40	80	mV
ΔV ₀₂	Load regulation 2	5mA < I ₀₂ < 300mA		50	100	mV
IQ	Quiescent current	$0 < V_{IN} < 13V$ $7V < V_{IN} < 13V$ $I_{02} = I_{01} \le 5mA$		4.5 1.6	6.5 3.5	mA mA
l _{Q1}	Quiescent current 1	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		0.6	0.9	mA

ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test Co	nditions	Min.	Тур.	Max.	Unit
V _{RT}	Reset threshold voltage			V ₀₂ -0.15	4.9	V ₀₂ -0.05	V
V _{RTH}	Reset threshold hysteresis			30	50	80	mV
V _{RH}	Reset output voltage HIGH	I _R = 500μA		V ₀₂ -1	4.12	V ₀₂	V
V _{RL}	Reset output voltage LOW	I _R = -5mA			0.25	0.4	V
t _{RD}	Reset pulse delay	C _t = 10nF		3	5	11	mś
t _d	Timing capacitor discharge time	C _t = 10nF				20	μs
$\frac{\Delta V_{01}}{\Delta T}$	Thermal drift	-20°C ≤ T _{amb} ≤	125°C		0.3 - 0.8		mV/°C
∆V ₀₂ ∆T	Thermal drift	-20°C ≤ T _{amb} ≤	125°C		0.3 - 0.8		mV/°C
SVR1	Supply voltage rejection	f = 100Hz	V _R = 0.5V I _o = 100mA	54 50	84		dB
SVR2	Supply voltage rejection			50	80		dB
T _{JSD}	Thermal shut down				150		°c

^{*} The dropout voltage is defined as the difference between the input and the output voltage when the output voltage is lowered of 25mV under constant output current condition.

APPLICATION INFORMATION

In power supplies for μP systems it is necessary to provide power continuously to avoid loss of information in memories and in time of day clocks, or to save data when the primary supply is removed. The L4905 makes it very easy to supply such equipments; it provides two voltage regulators (both 5V high precision) with separate inputs plus a reset output for the data save function.

CIRCUIT OPERATION (see Fig. 1)

After switch on Reg. 1 saturates until V_{01} rises to the nominal value.

When the input 2 reaches V_{IT} and the output 1 is higher than V_{RT} the output 2 (V_{02}) switches on and the reset output (V_R) also goes high after a programmable time T_{RD} (timing capacitor).

 V_{02} and V_{R} are switched together at low level when one of the following conditions occurs:

- an input overvoltage

- an overload on the output 1 ($V_{01} < V_{RT}$); - a switch off ($V_{IN} < V_{IT} - V_{ITH}$);

and they start again as before when the condition is removed.

An overload on output 2 does not switch Reg. 2, and does not influence Reg. 1.

The V₀₁ output features:

- 5V internal reference without voltage divider between the output and the error comparator;
- very low drop series regulator element utilizing current mirrors;
- permit high output impedance and then very low leakage current error even in power down condition.

This output may therefore be used to supply circuits continuously, such as volatile RAMs, allowing the use of a back-up battery. The V_{01}

CIRCUIT OPERATION (continued)


regulator also features low consumption (0.6mA typ.) to minimize battery drain in applications where the V_1 regulator is permanently connected to a battery supply.

The V_{02} output can supply other non essential 5V circuits wich may be powered down when the system is inactive, or that must be powered

down to prevent uncorrect operation for supply voltages below the minimum value.

The reset output can be used as a "POWER DOWN INTERRUPT", permitting RAM access only in correct power conditions, or as a "BACK-UP ENABLE" to transfer data into in a NV SHADOW MEMORY when the supply is interrupted.

Fig. 1



APPLICATION SUGGESTIONS

Fig. 2 shows an application circuit for a μ P system typically used in trip computers or in car radios with programmable tuning.

Reg. 1 is permanently connected to a battery and supplies a CMOS time-of-day clock and a CMOS microcomputer chip with volatile memory. Reg. 2 may be switched OFF when the system

Fig. 4 shows the L4905 with a back up battery on the V_{01} output to maintain a CMOS time-of-day clock and a stand by type N-MOS μ P. The reset output makes sure that the RAM is forced into the low consumption stand by state, so the access to memory is inhibit and the back up battery voltage cannot drop so low that memory contents are corrupted.

In this case the main on-off switch disconnects both regulators from the supply battery.

is inactive.

Fig. 2




Fig. 3 - P.C. board component layout of fig. 2 (1:1 scale)




Fig. 4




Fig. 5 - Quiescent current (Reg. 1) vs. output current




Fig. 6 - Quiescent current (Reg. 1) vs. input voltage





Fig. 7 - Total quiescent current vs. input voltage





ADJUSTABLE VOLTAGE REGULATOR PLUS FILTER


PRELIMINARY DATA

- OUTPUT VOLTAGE ADJUSTABLE FROM 4 TO 11V
- HIGH OUTPUT CURRENT (UP TO 250mA)
- HIGH RIPPLE REJECTION
- HIGH LOAD REGULATION
- HIGH LINE REGULATION
- SHORT CIRCUIT PROTECTION
- THERMAL SHUT DOWN WITH HYSTERESIS
- DUMP PROTECTION


This circuit combines both a filter and a voltage regulator in order to provide a high ripple rejection over a wide input voltage range.

A supervisor low-pass loop of the element prevents the output transistor from saturation at low input voltage.

The non linear behaviour of this control circuitry allows a fast settling of the filter.



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Vi	Peak input voltage (300ms)	40	V
V _i	DC input voltage	28	V
l _o	Output current	internally limited	
P_{tot}	Power dissipation	internally limited	
T _{stg}	Storage and junction temperature	-40 to 150	°C

CONNECTION DIAGRAM

(Top view)





Fig. 1 - Application circuit



THERMAL DATA

R _{th i-amb}	Thermal resistance junction-ambient	max	80	°C/W
R _{th j-pins}	Thermal resistance junction-pins	max	20	°C/W

ELECTRICAL CHARACTERISTICS $(T_{amb}=25^{\circ}C,\ V_{i}=13.5V,\ V_{o}=8.5V,\ circuit\ of\ Fig.\ 1,\ unless\ otherwise\ specified)$

	Parameter	Test Cond	litions	Min.	Тур.	Max.	Unit
Vi	Input voltage					20	V
Vo	Output voltage	V _i = 6 to 18V I _o = 5 to 150mA		4		11	V
ΔV _{I/O}	Controlled input-output dropout voltage	I _o = 5 to 150mA V _i = 6 to 10V			1.6	2.1	V
ΔV _o	Line regulation	V _i = 12 to 18V I _o = 10mA			1	20	mV
ΔV _o	Load regulation	$I_0 = 5 \text{ to } 250\text{mA}$ $t_{on} = 30\mu\text{s}$ $t_{off} = \geqslant 1\text{ms}$			50	100	mV
ΔV _o	Load regulation (filter mode)	$V_i = 8.5V$ $I_0 = 5 \text{ to } 150\text{mA}$ $t_{0n} = 30\mu\text{s}$ $t_{0ff} = \geqslant 1\text{ms}$			150	250	mV
V _{ref}	Internal voltage reference				2.5		V
I _q	Quiescent current	I _o = 5mA			1	2	m A
ΔIq	Quiescent current change	V _i = 6 to 18V I _O = 5 to 150mA			0.05		mA
I _{AD}	Adjust input current				40		nA
ΔV _o ΔT	Output voltage drift	I _o = 10mA	***		1.2		mV/°C
SVR	Supply voltage rejection	V _{iac} = 1V _{rms} f = 100Hz I _o = 150mA					
			Regulator		71		dB
			Filter mode		35 (*)		dB
Isc	Short circuit current			250	300		mA
T _{on}	Switch on time	I _o = 150mA	Filter mode		500 (*)		ms
			Regulator		300		ms
Tj	Thermal shutdown junction temperature				145		°C

^(*) Depending of the $C_{\mbox{\scriptsize FT}}$ capacitor.

PRINCIPLE OF OPERATION

During normal operation (input voltage upper than $V_{I\,MIN}=V_{OUT\,NOM}+\Delta V_{I/O}$). The device works as a normal voltage regulator built around the OP1 of the block diagram.

The series pass element uses a PNP-NPN connection to reduce the dropout. The reference voltage of the OP1 is derived from a REF through the OP2 and O3, acting as an active zener diode of value $V_{\rm RFF}$.

In this condition the device works in the range (1) of the characteristic of the non linear drop control unit (see fig. 2).

The output voltage is fixed to its nominal value:

$$V_{OUTNOM} = V_{REF} \left(1 + \frac{R1}{R2}\right) =$$

$$V_{CFT} \left(1 + \frac{R1}{R2}\right)$$

The ripple rejection is quite high (70dB) and independent to C_{FT} value.

On the usual voltage regulators, when the input voltage goes below the nominal value, the regulation transistors (series element) saturate bringing the system out of regulation and making it very sensible to every variation of the input voltage. On the contrary, a control loop on the L4915 consents to avoid the saturation of the series element by regulating the value of the reference voltage (pin 2). In fact, whenever the input voltage decreases below (V_{I MIN} the supervisor loop, utilizing a non linear OTA, forces the reference voltage at pin 2 to decrease by discharging C_{FT}. So, during the static mode, when the input voltage goes below V_{MIN} the drop out is kept fixed

to about 1.6V. In this condition the device works as a low pass filter in the range (2) of the OTA characteristic. The ripple rejection is externally adjustable acting on CFT as follows:

$$SVR (j\Omega) = \left| \frac{V_i (j\Omega)}{V_{out} (j\Omega)} \right| = \left| \frac{10^{-6}}{jwC_{FT}} (1 + \frac{R1}{R2}) \right|$$

Where: $gm = 2 \cdot 10^{-5} \Omega^{-1} = OTA'S$ typical transconductance value on linear region

$$\frac{R1}{R2}$$
 = fixed ratio

 C_{FT} = value of capacitor in μF

The reaction time of the supervisor loop is given by the transconductance of the OTA and by $C_{\rm FT}$. When the value of the ripple voltage is so high and its negative peak is fast enough to determine an istantaneous decrease of the dropout till 1.2V, the OTA works in a higher transconductance condition [range (3) of the characteristic] and discharges the capacitor rapidously.

If the ripple frequency is high enough the capacitor won't charge itself completely, and the output voltage reaches a small value allowing a better ripple rejection; the device's again working as a filter (fast transient range).

With $C_{FT}=10\mu F$; f=100Hz; $V_{o}=8.5V$ a SVR of 35 is obtained.

Fig. 2 - Nonliner transfer characteristic of the drop control unit




Fig. 3 - Supply voltage rejection vs. input voltage




Fig. 4 - Supply voltage rejection vs. frequency




Fig. 5 - V_o vs. supply voltage ($V_o = 8.5V$)




Fig. 6 - Quiescent current vs. input voltage $(V_0 = 8.5V)$





Fig. 7 - Dropout vs. load current







VOLTAGE REGULATOR PLUS FILTER


PRELIMINARY DATA

- FIXED OUTPUT VOLTAGE 8.5V
- 250mA OUTPUT CURRENT
- HIGH RIPPLE REJECTION
- HIGH LOAD REGULATION
- HIGH LINE REGULATION
- SHORT CIRCUIT PROTECTION
- THERMAL SHUT DOWN WITH HYSTERESIS
- DUMP PROTECTION


This circuit combines both a filter and a voltage regulator in order to provide a high ripple rejection over a wider input voltage range.

A supervisor low-pass loop of the element prevents the output transistor from saturation at low input voltages.

The non linear behaviour of this control circuitry allows a fast settling of the filter.




BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

V_i	Peak input voltage (300 ms)	40	V
V_{i}	DC input voltage	28	V
10	Output current	internally limited	
P_{tot}	Power dissipation	internally limited	
T_{stg} , T_j	Storage and junction temperature	-40 to 150	°C

CONNECTION DIAGRAM (top view)



THERMAL DATA

R _{th j-amb}	Thermal resistance junction-ambient	max	80	°C/W
R _{th j-pins}	Thermal resistance junction pins	max	20	°C/W

ELECTRICAL CHARACTERISTICS $(T_{amb} = 25^{\circ}C, V_i = 13.5V, Test circuit of fig. 1, unless otherwise specified)$

	Parameter	Test C	onditions	Min.	Тур.	Max.	Unit
Vi	Input voltage					20	V
Vo	Output voltage	$V_{i} = 12 \text{ to } 18V$ $I_{o} = 5 \text{ to } 150\text{mA}$		8.1	8.5	8.9	V
ΔV _{I/O}	Controlled input-output dropout voltage	V _i = 5 to 10V I _o = 5 to 150mA			1.6	2.1	V
ΔV _o	Line regulation	V _j = 12 to 18V I _o = 10mA			1	20	mV
ΔV _o	Load regulation	$I_0 = 5 \text{ to } 250\text{mA}$ $t_{on} = 30\mu\text{s}$ $t_{off} = \geqslant 1\text{ms}$			50	100	mV
ΔV _o	Load regulation (filter mode)	$V_i = 8.5V$ $I_0 = 5 \text{ to } 150\text{mA}$ $t_{on} = 30\mu\text{s}$ $t_{off} = \ge 1\text{ms}$			150	250	mV
Iq	Quiescent current	I _o = 5mA			1	2	mA
ΔIq	Quiescent current change	V _i = 6 to 18V I _o = 5 to 150mA			0.05		mA
ΔV _o ΔT	Output voltage drift	I _o = 10mA			1.2		mV/°C
SVR	Supply voltage rejection	V _{iac} = 1V _{rms} f = 100Hz I _o = 150mA	V _{IDC} = 12 to 18V V _{IDC} = 6 to 11V		70 35 (*)		dB dB
I _{SC}	Short circuit current			250	300		mA
Ton	Switch on time	I _o = 150mA	V _i = 5 to 11V V _i = 11 to 18V		500 (*) 300	, , , , , , , , , , , , , , , , , , , ,	ms ms
Tj	Thermal shutdown junction temperature				145		°C

^(*) Depending of the CFT capacitor.

Fig. 1 - Test and Application Circuit





Fig. 2 - P.C. board and component layout of fig. 1 (1:1 scale)



PRINCIPLE OF OPERATION

During normal operation (input voltage upper than $V_{I\,MIN} = V_{OUT\,NOM} + \Delta V_{I/O}$). The device works as a normal voltage regulator built around the OP1 of the block diagram.

The series pass element use a PNP-NPN connection to reduce the dropout. The reference voltage of the OP1 is derived from a REF through the OP2 and $\Omega 3$, acting as an active zener diode of value V_{REF} .

In this condition the device works in the range (1) of the characteristic of the non linear drop control unit (see fig. 3).

The output voltage is fixed to its nominal value:

$$V_{OUT\ NOM} = V_{REF} (1 + \frac{R1}{R2}) = V_{CFT} (1 + \frac{R1}{R2})$$

$$\frac{R1}{R2}$$
 = INTERNALLY FIXED RATIO = 2.4

The ripple rejection is quite high (70 dB) and independent from C_{FT} value.

On the usual voltage regulators, when the input voltage goes below the nominal value, the regulation transistors (series element) saturate bringing the system out of regulation making it very sensible to every variation of the input voltage. On the contrary, a control loop on the L4916 consents to avoid the saturation of the series element by regulating the value of the reference voltage (pin 2). In fact, whenever the input voltage decreases below $V_{1\,MIN}$ the supervisor loop, utilizing a non linear OTA, forces the reference voltage at pin 2 to decrease by discharging C_{FT} .

So, during the static mode, when the input voltage goes below $V_{\rm MIN}$ the drop out is kept fixed to about 1.6V. In this condition the device works as a low pass filter in the range (2) of the OTA characteristic. The fipple rejection is externally adjustable acting on $C_{\rm FT}$ as follows:

SVR (jw) =
$$\left| \frac{V_1 (jw)}{V_{out} (jw)} \right| =$$

$$\left| 1 + \frac{10^{-6}}{\frac{gm}{jwC_{FT}}} \left(1 + \frac{R1}{R2} \right) \right|$$

Where:

gm = $2 \cdot 10^{-5} \Omega^{-1}$ = OTA'S typical transconductance value on linear region

$$\frac{R1}{R2}$$
 = fixed ratio


 C_{FT} = value of capacitor in μF

The reaction time of the supervisor loop is given by the transconductance of the OTA and by $C_{\rm FT}$. When the value of the ripple voltage is so high and its negative peak is fast enough to determine an istantaneous decrease of the dropout till 1.2V, the OTA works in a higher transconductance condition [range (3) of the characteristic] and discharge the capacitor rapidously.

If the ripple frequency is high enough the capacitor won't charge itself completely, and the output voltage reaches a small value allowing a better ripple rejection; the device's again working as a filter (fast transient range).

With $C_{FT} = 10 \mu F$; f = 100 Hz a SVR of 35 is obtained.

Fig. 3 - Nonliner transfer characteristic of the drop control unit



5-9617/2

Fig. 4 - Supply voltage rejection vs. input voltage




Fig. 5 - Supply voltage rejection vs. frequency




Fig. 6 - Vo vs. supply voltage




Fig. 7 - Quiescent current vs. input voltage




Fig. 8 - Dropout vs. load current





Fig. 9 - Inhibit function realized on CFT pin.





VOLTAGE REGULATOR PLUS FILTER


PRELIMINARY DATA

- FIXED OUTPUT VOLTAGE 8.5V
- 250mA OUTPUT CURRENT
- HIGH RIPPLE REJECTION
- HIGH LOAD REGULATION
- HIGH LINE REGULATION
- SHORT CIRCUIT PROTECTION
- THERMAL SHUT DOWN WITH HYSTER-ESIS
- DUMP PROTECTION


The L4918 combines both a filter and a voltage regulator in order to provide a high ripple rejection over a wider input voltage range.

A supervisor low-pass loop of the element prevents the output transistor from saturation at low input voltages.

The non linear behaviour of this control circuitry allows a fast setting of the filter.



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

V.	Peak input voltage (300ms)	40	V
V _s	DC voltage	28	V
l _o	Output current	internally limited	
P _{tot}	Power dissipation	internally limited	
T_{stg} , T_j	Storage and junction temperature	-40 to 150	°C

CONNECTION DIAGRAM

(Top view)





Fig. 1 - Application and test circuit



THERMAL DATA

R _{th j-case}	Thermal resistance junction-case	max	4	°C/W

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}C$, $V_{I} = 13.5V$ unless otherwise specified)

	Parameter	Test C	Test Conditions		Тур.	Max.	Unit
Vi	Input voltage					20	V
Vo	Output voltage	V _j = 12 to 18V I _o = 5 to 150mA		8.1	8.5	8.9	V
ΔV _{I/O}	Controlled input-output dropout voltage	V _i = 5 to 10V I _O = 5 to 150mA			1.6	2.1	V
ΔV _o	Line regulation	V _i = 12 to 18V I _o = 10mA			1	20	mV
ΔV _o	Load regulation	$I_o = 5 \text{ to } 250\text{mA}$ $t_{on} = 30\mu\text{s}$ $t_{off} = \geqslant 1\text{ms}$				100	mV
ΔV _o	Load regulation	$V_i = 8.5V$ $I_O = 5 \text{ to } 150\text{mA}$ $t_{On} = 30\mu\text{s}$ $t_{Off} = \ge 1\text{ms}$			100	250	m∨
Iq	Quiescent current	I _{o =} 5mA			1.0	2	mA
ΔIq	Quiescent current change	V _i = 6 to 18V I _o = 5 to 150mA			0.05		mA
$\frac{\Delta V_o}{\Delta T}$	Output voltage drift	I _o = 10mA			1.2		mV/°C
SVR	Supply voltage rejection	V _{iac} = 1V _{rms} f = 100Hz I _o = 150mA	V _{IDC} = 12 to 18V V _{IDC} = 6 to 11V		71 35 (*)		dB dB
I _{SC}	Short circuit current			250	300	-	m A
t _{on}	Switch on time	I _o = 150mA	V _i = 5 to 11V V _i = 11 to 18V		500 (*) 300		ms ms
T _{JSD}	Thermal shut down				150		°c

^(*) Depending of the $C_{\mbox{\scriptsize FT}}$ capacitor

PRINCIPLE OF OPERATION

During normal operation (input voltage upper than $V_{I,MIN} = V_{OUT,NOM} + \Delta V_{I/O}$). The device works as a normal voltage regulator built around the OP1 of the block diagram.

The series pass element use a PNP-NPN connection to reduce the dropout. The reference voltage of the OP1 is derived from a REF through the OP2 and Q3, acting as an active zener diode of value $V_{\rm REF}$.

In this condition the device works in the range (1) of the characteristic of the non linear drop control unit (see fig. 2)

The output voltage is fixed to its nominal value:

$$V_{OUT NOM} = V_{REF} (1 + \frac{R1}{R2}) = V_{CFT} (1 + \frac{R1}{R2})$$

$$\frac{R1}{R2}$$
 = INTERNALLY FIXED RATIO = 2.4

The ripple rejection is quite high (71 dB) and independent from C_{FT} value.

On the usual voltage regulators, when the input voltage goes below the nominal value, the regulation transistors (series element) saturate bringing the system out of regulation making it very sensible to every variation of the input voltage. On the contrary, a control loop on the L4918 consents to avoid the saturation of the series element by regulating the value of the reference voltage (pin 2). In fact, whenever the input voltage decreases below $V_{I\,MIN}$ the supervisor loop, utilizing a non linear OTA, forces the reference voltage at pin 2 to decrease by discharging C_{FT} . So, during the static mode, when the input volt-

age goes below V_{MIN} the drop out is kept fixed to about 1.6V. In this condition the device works as a low pass filter in the range (2) of the OTA characteristic. The ripple rejection is externally adjustable acting on C_{FT} as follows:

SVR (jw) =
$$\begin{vmatrix} -V_1 \text{ (jw)} \\ V_{\text{out}} \text{ (jw)} \end{vmatrix} = \begin{vmatrix} 1 + \frac{10^{-6}}{\text{jwC}_{\text{FT}}} & (1 + \frac{\text{R1}}{\text{R2}}) \end{vmatrix}$$

Where:

gm = $2 \cdot 10^{-5} \ \Omega^{-1}$ = OTA'S typical transconductance value on linear region

$$\frac{R1}{R2}$$
 = fixed ratio

 C_{FT} = value of capacitor in μF

The reaction time of the supervisor loop is given by the tranconductance of the OTA and by $C_{\rm FT}$. When the value of the ripple voltage is so high and its negative peak is fast/enough to determine an istantaneous decrease of the dropout till 1.2V, the OTA works in a higher transconductance condition [range (3) of the characteristic] and discharge the capacitor rapidously.

If the ripple frequency is high enough the capacitor won't charge itself completely, and the output voltage reaches a small value allowing a better ripple rejection; the device's again working as a filter (fast transient range).

With $C_{FT} = 10 \ \mu\text{F}$; f = 100 Hz a SVR of 35 is obtained.

Fig. 2 - Nonliner transfer characteristic of the drop control unit




Fig. 3 - Supply voltage rejection vs. frequency




Fig. 4 - Supply voltage rejection vs. input voltage





Fig. 5 - Output voltage vs input voltage








HIGH PERFORMANCE DUAL OPERATIONAL AMPLIFIER

- SINGLE OR SPLIT SUPPLY OPERATION
- LOW POWER CONSUMPTION
- SHORT CIRCUIT PROTECTION
- LOW DISTORTION, LOW NOISE
- HIGH GAIN-BANDWIDTH PRODUCT
- HIGH CHANNEL SEPARATION


DESCRIPTION

The LS204 is a high performance dual operational amplifier with frequency and phase compensation built into the chip. The internal phase compensation allows stable operation as voltage follower in spite of its high gain-bandwidth products.

The circuit presents very stable electrical characteristics over the entire supply voltage range, and it particularly intended for professional and telecom applications (active filters, etc).




PIN CONNECTIONS (top views)



ORDER CODES

Type	TO-99	Minidip	SO-8
LS204	LS204TB	_	LS204M
LS204A	LS204ATB		
LS204C	LS204CTB	LS204CB	LS204CM

LS204



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		TO-99	Minidip	μPackage
Vs	Supply Voltage			± 18V	
Vi	Input Voltage			± Vs	
$V_{\rm i}$	Differential Input Voltage			± (V _s - 1)	
Тор	Operating Temperature for	LS204 LS204A LS204C		- 25 to 85°C- 55 to 125°C0 to 70°C	
P _{tot}	Power Dissipation at T _{amb} = 70°C		520mW	665mW	400mW
Tj	Junction Temperature		150°C	150°C	150°C
T _{stg}	Storage Temperature		- 65 to 150°C	- 55 to 150°C	– 55 to 150°C

THERMAL DATA

			TO-99	Minidip	SO-8J
R _{thj-amb}	Thermal Resistance Junction-ambient	Max	155°C/W	120°C/W	200°C/W

ELECTRICAL CHARACTERISTICS ($V_s = \pm 15V$, $T_{amb} = 25^{\circ}C$, unless otherwise specified)

Cumbal	Parameter	Test Conditions	LS204/LS204A			L	S204	С	
Symbol	Parameter	rest Conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Is	Supply Current			0.7	1.2		0.8	1.5	mA
Ib	Input Bias Current			50	150		100	300	nA
		$T_{min} < T_{op} < T_{max}$			300			700	nA
Ri	Input Resistance	f = 1KHz		1			0.5		MΩ
V_{os}	Input Offset Voltage	$R_g \le 10K\Omega$		0.5	2.5		0.5	3.5	mV
		$\begin{aligned} R_g &\leq 10 K \Omega \\ T_{min} &< T_{op} < T_{max} \end{aligned}$			3.5			5	mV
$\frac{\Delta V_{os}}{\Delta T}$	Input Offset Voltage Drift	$R_g = 10K\Omega$ $T_{min} < T_{op} < T_{max}$		5			5		μV/°C
los	Input Offset Current			5	20		12	50	nA
		$T_{min} < T_{op} < T_{max}$			40			100	nA
$\frac{\Delta I_{os}}{\Delta T}$	Input Offset Current Drift	$T_{min} < T_{op} < T_{max}$		0.08			0.1	ŀ	nA [∞] C
I _{sc}	Output Short Circuit Current			23			23		mA
Gν	Large Signal Open Loop Voltage Gain	$\begin{split} T_{min} < T_{op} < T_{max} \\ R_L = 2K\Omega & V_s = \pm \ 15V \\ V_s = \pm \ 4V \end{split}$	90	100 95		86	100 95		dB
В	Gain-bandwidth Product	f = 20KHz	1.8	3		1.5	2.5		MHz
e _N	Total Input Noise Voltage	$\begin{split} f &= 1 \text{KHz} \\ R_g &= 50 \Omega \\ R_g &= 1 \text{K} \Omega \\ R_g &= 10 \text{K} \Omega \end{split}$	·	8 10 18	15		10 12 20		nV √Hz

ELECTRICAL CHARACTERISTICS (continued)

	_				04/LS	204A	L	S204	С	
Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
d	Distortion	$G_v = 20dB$ $V_o = 2V_{PP}$	$R_L = 2K\Omega$ f = 1KHZ		0.03	0.1		0.03	0.1	%
Vo	DC Output Voltage Swing	$R_L = 2K\Omega$	$V_s = \pm 15V$ $V_s = \pm 4V$	± 13	± 3		± 13	± 3		V
Vo	Large Signal Voltage Swing	$R_L = 10K\Omega$ f = 10KHz			28			28		V _{pp}
SR	Slew Rate	Unity Gain $R_L = 2K\Omega$		8.0	1.5			1		V/μs
CMR	Common Mode Rejection	$V_i = 10V$ $T_{min} < T_{op} <$	T _{max}	90			86			dB
SVR	Supply Voltage Rejection	$V_i = 1V$ $T_{min} < T_{op} <$		90			86			dB
CS	Channel Separation	f = 1KHz	100	120			120			dB

Note:

Temp.	LS204	LS204A	LS204C
T _{min} .	– 25°C	– 55°C	0°C
T _{max} .	+ 85°C	+ 125°C	+ 70°C

Figure 1: Supply Current vs. Supply Voltage.




Figure 2 : Supply Current vs. Ambient Temperature.




Figure 3 : Output Short Circuit Current vs. Ambient Temperature.




Figure 4: Open Loop Frequency and Phase Response.




Figure 6: Supply Voltage Rejection vs. Frequency.




Figure 8 : Output Voltage Swing vs. Load Resistance.




Figure 5: Open Loop Gain vs. Ambient Temperature.




Figure 7: Large Signal Frequency Response.





Figure 9: Total Input Noise vs. Frequency.



APPLICATION INFORMATION

Active low-pass filter:

BUTTERWORTH


The Butterworth is a "maximally flat" amplitude response filter. Butterworth filters are used for filtering signals in data acquisition systems to prevent aliasing errors in sampled-data applications and for general purpose low-pass filtering.

The cutoff frequency, f_c, is the frequency at which the amplitude response is down 3 dB. The attenuation rate beyond the cutoff frequency is n6 dB per octave of frequency where n is the order (number of poles) of the filter.

Other characteristics:

- Flattest possible amplitude response.
- Excellent gain accuracy at low frequency end of passband.

Figure 10: Amplitude Response.



BESSEL

The Bessel is a type of "linear phase" filter. Because of their linear phase characteristics, these filters approximate a constant time delay over a limited frequency range. Bessel filters pass transient waveforms with a minimum of distortion. They are also used to provide time delays for low pass filtering of modulated waveforms and as a "running average" type filter.

The maximum phase shift is $\frac{-\Pi\pi}{2}$ radians where n is the order (number of poles) of the filter. The cutoff frequency, fc, is defined as the frequency at which the phase shift is one half of this value. For accurate delay, the cutoff frequency should be twice the maximum.


mum signal frequency. The following table can be used to obtain the – 3dB frequency of the filter

	2 pole	4 Pole	6 Pole	8 Pole
 3dB Frequency 	0.77 f _c	0.67 f _c	0.57 f _c	0.50 f _c

Other characteristics:

- Selectivity not as great as Chebyschev or Butterworth.
- Very little overshoot response to step inputs.
- · Fast rise time.


Figure 11: Amplitude Response.



CHEBYSCHEV

Chebyschev filters have greater selectivity than either Bessel or Butterworth at the expense of ripple in the passband.

Figure 12 : Amplitude Response (± 1dB ripple).



Chebyschev filters are normally designed with peakto-peak ripple values from 0.2 dB to 2 dB.

Increased ripple in the passband allows increased attenuation above the cutoff frequency.

The cutoff frequency is defined as the frequency at which the amplitude response passes through the

specified maximum ripple band and enters the stop band.

Other characteristics:

- · Greater selectivity
- · Very nonlinear phase response

1.6/f_c

4.8/fc

 $8.2/f_{c}$

11.6/fc

 $2.7/f_c$

8.4/f_c 16.3/f_c

24.8/f_c

· High overshoot response to step inputs

Number of	Peak Overshoot	Settling	Time (% of fin	al value)
Poles	% Overshoot	± 1%	± 0 .1%	± 0.01%
2	4	1.1/f _c sec.	1.7/f _c sec.	1.9/f _c sec.
4	11	1.7/f _c	2.8/f _c	3.8/f _c
6	14	2.4/f _c	3.9/f _c	5.0/f _c
8	16	3.1/f _c	5.1/f _c	7.1/f _c
2	0.4	0.8/f _c	1.4/f _c	1.7/f _c
4	0.8	1.0/f _c	1.8/f _c	2.4/f _c
6	0.6	1.3/f _c	2.1/f _c	2.7/f _c
8	0.3	1.6/f _c	2.3/f _c	3.2/f _c
2	11	1.1/f _c	1.6/f _c	-
4	18	3.0/f _c	5.4/f _c	_
6	21	5.9/f _c	10.4/f _c	_
8	23	8.4/f _c	16.4/f _c	
	Poles 2 4 6 8 2 4 6 8 2 4 6 8	Number of Poles Overshoot 2 4 4 11 6 14 8 16 2 0.4 4 0.8 6 0.6 8 0.3 2 11 4 18 6 21	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

21

28

32

The table below shows the typical overshoot and settling time response of the low pass filters to a step input.

Design of 2nd order active low pass filter (Sallen and Key configuration unity gain-op-amp).


2

4

6

Figure 13: Filter Configuration.

Chebyschev (ripple ± 1dB)



Three parameters are needed to characterise the frequency and phase response of a 2^{nd} order active filter : the gain (G_V) , the damping factor (ξ) or the Q-factor $(Q=(2\ \xi)^1)$, and the cutoff frequency (f_c) .

The higher order responses are obtained wit a se-


ries of 2nd order sections. A simple RC section is in troduced when an odd filter is required.

The choice of ξ (or Q-factor) determines the filter response (see table).

Table 1.

Filter Response	ξ	Q	Cutoff Frequency f _c
Bessel	$\frac{\sqrt{3}}{2}$	<u>1</u> √3	Frequency at which Phase Shift is - 90°C
Butterworth	$\frac{\sqrt{2}}{2}$	$\frac{1}{\sqrt{2}}$	Frequency at Which G _v = - 3dB
Chebyschev	$<\frac{\sqrt{2}}{2}$	> 1/2	Frequency at which the amplitude response passes through specified max. ripple band and enters the stop band.

Figure 14: Filter Response vs. Damping Factor.



Fixed R = R1 = R2, we have (see fig. 13)


$$C_1 = \frac{1}{R} \frac{\xi}{\omega_c}$$

$$C_2 = \frac{1}{R} \frac{1}{\xi\omega_c}$$

The diagram of fig.14 shows the amplitude response for different values of damping factor ξ in

EXAMPLE

Figure 15: 5th Order Low Pass Filter (Butterworth) with Unity Gain Configuration.



In the circuit of fig. 15, for $f_c=3.4$ KHz and $R_i=R_1=R_2=R_3=R_4$ =10 K Ω , we obtain :

$$C_i = 1.354 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 6.33nF$$

$$C_1 = 0.421 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 1.97 nF$$

$$C_2 = 1.753 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 8.20 nF$$

$$C_3 = 0.309 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 1.45 nF$$

$$C_4 = 3.325 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 15.14nF$$

The attenuation of the filter is 30 dB at 6.8 KHz and better than 60 dB at 15 KHz.

The same method, referring to Tab. II and fig. 16, is used to design high-pass filter. In this case the damping factor is found by taking the reciprocal of the numbers in Tab. II. For $f_C = 5$ KHz and $C_i = C_1 = C_2 = C_3 = C_4 = 1$ nF we obtain :

$$R_i = \frac{1}{1.354} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 23.5 K\Omega$$

$$R_1 = \frac{1}{0.421} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 75.6 \text{K}\Omega$$

$$R_2 = \frac{1}{1.753} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 18.2 \text{K}\Omega$$


$$R_3 = \frac{1}{0.309} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_C} = 103K\Omega$$

$$R_4 = \frac{1}{3.325} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 9.6 K\Omega$$

Table 2: Damping Factor for Low-pass Butterworth Filters.

Order	Ci	C ₁	C ₂	C ₃	C ₄	C ₅	C ₆	C ₇	C ₈
2		0.707	1.41						
3	1.392	0.202	3.54						
. 4		0.92	1.08	0.38	2.61				
5	1.354	0.421	1.75	0.309	3.235				
6		0.966	1.035	0.707	1.414	0.259	3.86		
7	1.336	0.488	1.53	0.623	1.604	0.222	4.49		
8		0.98	1.02	0.83	1.20	0.556	1.80	0.195	5.125

Figure 16: 5th Order High-pass Filter (Butterworth) with Unity Gain Configuration.








HIGH PERFORMANCE QUAD OPERATIONAL AMPLIFIERS

- SINGLE OR SPLIT SUPPLY OPERATION
- VERY LOW POWER CONSUMPTION
- SHORT CIRCUIT PROTECTION
- LOW DISTORTION, LOW NOISE
- HIGH GAIN-BANDWIDTH PRODUCT
- HIGH CHANNEL SEPARATION


DESCRIPTION

The LS404 is a high performance quad operational amplifier with frequency and phase compensation built into the chip. The internal phase compensation allows stable operation as voltage follower in spite of its high gain-bandwidth product. The circuit presents very stable electrical characteristics over the entire supply voltage range, and it is particularly intended for professional and telecom applications (active filters, etc.).


The patented input stage circuit allows small input signal swings below the negative supply voltage and prevents phase inversion when the input is over driven.



CONNECTION DIAGRAM AND ORDERING NUMBERS (top view)



SCHEMATIC DIAGRAM (one section)



ABSOLUTE MAXIMUM RATINGS

Symbol		Parameter ·	Value	Unit
Vs	Supply Voltage		± 18	V
Vi	Input Voltage	(positive) (negative)	+ V _s - V _s - 0.5	V
Vi	Differential Input Voltage		± (V _s - 1)	
Top	Operating Temperature	LS404 LS404C	- 25 to + 85 0 to + 70	°C
P _{tot}	Power Dissipation	$(T_{amb} = 70^{\circ}C)$	400	mW
T _{stg}	Storage Temperature		- 55 to + 150	°C

THERMAL DATA

			DIP 14	SO-14 J
R _{thj-amb}	Thermal Resistance Junction-ambient	Max	200°C/W	200°C/W

^(*) Measured with the device mounted on a ceramic substrate (25 x 16 x 0.6 mm).

ELECTRICAL CHARACTERISTICS ($V_s = \pm 12 \text{ V}$, $T_{amb} = 25 \text{ °C}$, unless otherwise specified)

Cumbal	Davamatav	Took Co			LS404		ı	_\$4040	;	11
Symbol	Parameter	Test Co	nditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
Is	Supply Current				1.3	2		1.5	3	mA
l _b	Input Bias Current				50	200		100	300	nA
Ri	Input Resistance	f = 1 KHz			0.7	2.5		0.5	5	МΩ
Vos	Input Offset Voltage	$R_g = 10 \text{ K}\Omega$			1			1		mV
$\frac{\Delta V_{os}}{\Delta T}$	Input Offset Voltage Drift	$R_g = 10 \text{ K}\Omega$ $T_{min} < T_{op} < 1$	max		5			5		μV/°C
los	Input Offset Current		7.11		10	40		20	80	nA
$\frac{\Delta I_{os}}{\Delta T}$	Input Offset Current Drift	$T_{min} < T_{op} < T_{op}$	max		0.08			0.1		nA ~C
I _{sc}	Output Short Circuit Current	_			23			23		mA
G _v	Large Signal Open Loop Voltage Gain	$R_L = 2 \text{ K}\Omega$	$V_s = \pm 12 V$ $V_s = \pm 4 V$	90	100 95	-	86	100 95		dB
В	Gain-bandwidth Product	f = 20 KHz		1.8	3		1.5	2.5		MHz
e _N	Total Input Noise Voltage	$\begin{aligned} f &= 1 \text{ KHz} \\ R_g &= 50 \Omega \\ R_g &= 1 \text{ K}\Omega \\ R_g &= 10 \text{ K}\Omega \end{aligned}$			8 10 18	15		10 12 20		nV √Hz
d	Distortion	Unity Gain $R_L = 2 K\Omega$ $V_0 = 2 V_{PP}$	f = 1 KHz f = 20 KHz		0.01	0.04		0.01 0.03		%
Vo	DC Output Voltage Swing	R _L = 2 KΩ	$V_s = \pm 12 V V_s = \pm 4 V$	± 10	± 3		± 10	± 3		V

ELECTRICAL CHARACTERISTICS (continued)

0				LS404			LS404C			
Symbol	Parameter	Test Co	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	
Vo	Large Signal Voltage Swing	f = 10 KHz	$R_L = 10 \text{ K}\Omega$ $R_L = 1 \text{ K}\Omega$		22 20			22 20		V _{pp}
SR	Slew Rate	Unity Gain $R_L = 2 \text{ K}\Omega$		0.8	1.5			1		V/µs
CMR	Common Mode Rejection	V _i = 10 V		90	94	-	80	90		dB
SVR	Supply Voltage Rejection	V _i = 1 V	f = 100 Hz	90	94		86	90		dB
CS	Channel Separation	f = 1 KHz		100	120			120		dB

Figure 1: Supply Current vs. Supply Voltage.




Figure 3 : Output Short Circuit Current vs. Ambient Temperature.




Figure 2 : Supply Current vs. Ambient Temperature.




Figure 4: Open Loop Frequency and Phase Response.




Figure 5: Open Loop Gain vs. Ambient Temperature.




Figure 7: Large Signal Frequency Response.




Figure 9: Total Input Noise vs. Frequency.




Figure 6 : Supply Voltage Rejection vs. Frequency.





Figure 8 : Output Voltage Swing vs. Load Resistance.



APPLICATION INFORMATION

Active low-pass filter:

BUTTERWORTH


The Butterworth is a "maximally flat" amplitude response filter. Butterworth filters are used for filtering signals in data acquisition systems to prevent aliasing errors in sampled-data applications and for general purpose low-pass filtering.

The cutoff frequency, f_c, is the frequency at which the amplitude response in down 3 dB. The attenuation rate beyond the cutoff frequency is - n6 dB per octave of frequency where n is the order (number of poles) of the filter.

Other characteristics:

- Flattest possible amplitude response.
- Excellent gain accuracy at low frequency end of passband.

Figure 10: Amplitude Response.



BESSEL

The Bessel is a type of "linear phase" filter. Because of their linear phase characteristics, these filters approximate a constant time delay over a limited frequency range. Bessel filters pass transient waveforms with a minimum of distortion. They are also used to provide time delays for low pass filtering of modulated waveforms and as a "running average" type filter.

The maximum phase shift is $\frac{-n\pi}{2}$ radians where n is the order (number of poles) of the filter. The cutoff frequency, f_c , is defined as the frequency at which the phase shift is one half to this value. For accurate delay, the cutoff frequency should be twice the maximum.


mum signal frequency. The following table can be used to obtain the -3 dB frequency of the filter.

	2	ро	le	4	Po	le	6	Po	le	8	Pol	е
- 3dB Frequency	0	.77	fc	0	.67	f _c	0	.57	fc	0	.50 f	ç

Other characteristics:

- Selectivity not as great as Chebyschev or Butterworth
- Very small overshoot response to step inputs.
- · Fast rise time.


Figure 11: Amplitude Response.



CHEBYSCHEV

Chebyschev filters have greater selectivity than either Bessel or Butterworth at the expense of ripple in the passband.

Figure 12: Amplitude Response (± 1 dB ripple).



Chebyschev filters are normally designed with peakto-peak ripple values from 0.2 dB to 2 dB.

Increased ripple in the passband allows increased attenuation above the cutoff frequency.

The cutoff frequency is defined as the frequency at which the amplitude response passes through the

specified maximum ripple band and enters the stop band.

Other characteristics:


- · Greater selectivity.
- Very nonlinear phase response.
- High overshoot response to step inputs.

The table below shows the typical overshoot and setting time response of the low pass filter to a step input.

	Number of	Peak Overshoot	Settling Time (% of final value)					
	Poles	% Overshoot	± 1%	± 0.1%	± 0.01%			
Butterworth	2	4	1.1/f _c sec.	1.7/f _c sec.	1.9/f _c sec.			
	4	11	1.7/f _c	2.8/f _c	3.8/f _c			
	6	14	2.4/f _c	3.9/f _c	5.0/f _c			
	8	16	3.1/f _c	5.1/f _c	7.1/f _c			
Bessel	2	0.4	0.8/fc	1.4/fc	1.7/fc			
	4	0.8	1.0/fc	1.8/fc	2.4/fc			
	6	0.6	1.3/fc	2.1/fc	2.7/fc			
	8	0.3	1.6/fc	2.3/fc	3.2/fc			
Chebyschev (ripple ± 0.25dB)	2	11	1.1/fc	1.6/fc	_			
	4	18	3.0/fc	5.4/fc	_			
	. 6	21	5.9/fc	10.4/fc	_			
	8	23	8.4/fc	16.4/fc				
Chebyschev (ripple ± 1dB)	2	21	1.6/fc	2.7/fc	_			
	4	28	4.8/fc	8.4/fc	_			
	6	32	8.2/fc	16.3/fc	_			
	8	34	11.6/fc	24.8/fc	_			

Design of 2nd order active low pass filter (Sallen and Key configuration unity gain op-amp).

Figure 13: Filter Configuration.



Three parameters are needed to characterize the frequency and phase response of a 2^{nd} order active filter: the gain (G_V) , the damping factor (ξ) or the Q-factor $(Q=(2\;\xi)^{-1})$, and the cutoff frequency (f_c) .

The higher order responses are obtained with a se-


ries of 2nd order sections. A simple RC section is introduced when an odd filter is required.

The choice of ' ξ ' (or Q-factor) determines the filter response (see table).

Table 1.

Filter Response	ξ	Q	Cutoff Frequency f _c
Bessel	√3 2	1 √3	Frequency at which Phase Shift is - 90°C
Butterworth	√ <u>2</u> 2	<u>1</u> √2	Frequency at which $G_v = -3dB$
Chebyschev	< \frac{\sqrt{2}}{2}	> 1/2	Frequency at which the amplitude response passes through specified max. ripple band and enters the stop band.

Figure 14: Filter Response vs. Damping Factor.



Fixed
$$R = R_1 = R_2$$
, we have (see fig. 13)


$$C_1 = \begin{array}{ccc} 1 & \xi \\ R & \omega_c \end{array}$$

$$C_2 = \begin{array}{ccc} \frac{1}{R} & \frac{1}{\xi \omega_c} \end{array}$$

The diagram of fig.14 shows the amplitude response for different values of damping factor ξ in 2^{nd} order filters.

EXAMPLE

Figure 15: 5th Order Low Pass Filter (Butterworth) with Unity Gain Configuration.



In the circuit of fig. 15, for $f_c = 3.4$ KHz and $R_i = R_1 = R_2 = R_3 = R_4 = 10$ K Ω , we obtain :

$$C_i = 1.354 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 6.33nF$$

$$C_1 = 0.421 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 1.97 \text{ nF}$$

$$C_2 = 1.753 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 8.20 \text{ nF}$$

$$C_3 = 0.309 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 1.45 \text{ nF}$$

$$C_4 = 3.325 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 15.14 \text{ nF}$$

The attenuation of the filter is 30 dB at 6.8 KHz and better than 60 dB at 15 KHz.

The same method, referring to Tab. II and fig. 16, is used to design high-pass filter. In this case the damping factor is found by taking the reciprocal of the numbers in Tab. II. For $f_C = 5$ KHz and $C_i = C_1 = C_2 = C_3 = C_4 = 1$ nF we obtain :

$$R_i = \frac{1}{1.354} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 23.5 \text{ K}\Omega$$

$$R_1 = \frac{1}{0.421} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_C} = 75.6 \text{ K}\Omega$$

$$R_2 = \frac{1}{1.753} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_c} = 18.2 \text{ K}\Omega$$

$$R_3 = \frac{1}{0.309} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_C} = 103 \text{ K}\Omega$$

$$R_4 = \frac{1}{3.325} \cdot \frac{1}{C} \cdot \frac{1}{2\pi f_0} = 9.6 \text{ K}\Omega$$

Table II: Damping Factor for Low-pass Butterworth Filters.

Order	Ci	C ₁	C ₂	C ₃	C ₄	C ₅	C ₆	C ₇	C ₈
2		0.707	1.41						
3	1.392	0.202	3.54						
4		0.92	1.08	0.38	2.61				
5	1.354	0.421	1.75	0.309	3.235				
6		0.966	1.035	0.707	1.414	0.259	3.86		
7	1.336	0.488	1.53	0.623	1.604	0.222	4.49		
8		0.98	1.02	0.83	1.20	0.556	1.80	0.195	5.125

Figure 16: 5th Order High-pass Filter (Butterworth) with Unity Gain Configuration.




Figure 17: Multiple Feedback 8-pole Bandpass Filter.




Figure 18 : Frequency Response of Band-pass Filter.




Figure 19: Bandwidth of Band-pass Filter.





Figure 20 : Six-pole 355 Hz Low-pass Filter (chebychev type).



This is a 6-pole Chebychev type with \pm 0.25 dB ripple in the passband. A decoupling stage is used to avoid the influence of the input impedance on the filter's characteristics. The attenuation is about

55 dB at 710 Hz and reaches 80 dB at 1065 Hz. The in band attenuation is limited in practice to the \pm 0.25 dB ripple and does not exceed 0.5 dB at 0.9 fc.

Figure 21 : Subsonic Filter ($G_v = 0 \text{ dB}$).





Figure 22 : High Cut Filter ($G_V = 0 \text{ dB}$).





DIGITAL SOUND GENERATOR

- INPUT CLOCK FREQ: 4MHz (M114A) 6MHz (M114AF)
- MAX EXTERNAL ADDRESSING MEMORY OF 256K
- 16 INDEPENDENT CHANNELS
- SOUND GENERATED BY READING TABLES CODED IN DELTA CODING OR IN ABSOLUTE VALUES
- 12 BIT EQUIVALENT D/A CONVERTER RESOL-UTION (delta coding)
- 8 DIFFÉRENT TABLÉ LENGTHS AND 8 READ-ING MODES GIVING A TOTAL OF 58 DISTINCT COMBINATIONS
- 16 DIFFERENT MIXABLE LAYERS BETWEEN TWO SEPARATE TABLES
- MULTIPLE READING PERMITS INTERPOLA-TION BETWEEN TWO ADJOINING SAMPLES ON THE SAME TABLE
- 4 SELECTABLE ANALOG OUTPUTS
- 10 BIT INTERNAL ATTENUATOR WITH GRAD-UAL AMPLITUDE VARIATION
- ROM ENABLE OUTPUT TO MINIMISE EXTER-NAL MEMORY POWER CONSUMPTION
- POSSIBILITY OF SYNCHRONOUS AND ASYN-CHRONOUS FREQUENCY-TABLE CHANGE AT THE END OF THE READING TABLE


The M114A/AF is a 16 channel digital polyphonic, politimbric sound generator, designed for electronic musical instruments.

It is available in two versions, differing in the clock speed: M114A (4MHz input clock frequency) and M114AF (6MHz)


The M114A/AF must be driven by a microprocessor and needs an external memory.

With this device it is possible to synthesize a large range of sounds by simply transcribing the most significant periods of the sound to be reproduced into an external memory and programming a suitable reading sequence for these periods with the use of a microprocessor.

The M114S/SF is realized on a single monolithic silicon chip using low threshold N-channel silicon gate MOS technology and is assembled in plastic DIP 48.



PIN CONNECTION (Top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage	- 0.3 to + 7	V
Vı	Input Voltage	- 0.3 to V _{DD}	V
Vo	Output Voltage	- 0.3 to V _{DD}	٧
P _{tot}	Total Package Power Dissipation	1000	mW
T _{stg}	Storage Temperature	- 40 to + 150	°C
Top	Operating Temperature	0 to + 60	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

THERMAL DATA

Symbol	Description	Value	Unit	
R _{th j-amb}	Thermal Resistance Junction Ambient	max.	100	°C/W

Figure 1. Block Diagram





Figure 2: System Configuration



STATIC	ELECTRICAL CHARACTER	RISTICS ($V_{DD} = 5 \text{ V} \pm 5 \text{ %}, T_{amb} = 0.00$	= 25 °C,	$V_{DD} = V_{D}$	DA)		
Symbol	Parameter	Test Conditions		Unit			
Symbol	raiametei	rest Conditions	Min.	Тур.	Max.	Oill	
INPUTS: RESET (pin 20), CLOCK (pin 19), ROM DATA (pins 32-39), DATA BUS (pins 40-45), DATA ST. (pin 46)							
VIL	Low Input Level				8.0	V	
V _{IH}	High Input Level		2.2			٧	
- II	Input Leakage Current	$V_I = V_{DD}$ to GND			± 1	μΑ	
DIGITAL ((pin 48), T	DUTPUTS: (high impedance*): F ab1/Tab2 (pin 24)	ROM-ADD (pins 3-8; 11-17), EA (pins 2	2, 9, 10, 4	7), ROM -E	N. (pin 31), EOT	
V _{OL}	Low Output Level	I _{OL} = 1 mA			0.4	V	
V _{OH}	High Output Level	l _{OH} = 100 μA	2.4			V	
ANALOG	OUTPUTS: (pins 26, 28, 29, 30)	, V _{REF} (pin 23)					
V_{REF}	Voltage Reference Output	$I_0 = \pm 1 \text{mA}$	2.4	2.5	2.6	V	
lo	Output Current (current generator)	Zero Attenuation Max Input Code to the DAC		±1		mA	
POWER I	DISSIPATION						
I _{DD}	Supply Current Digital	$V_{DD} = 5.25V f = 4MHz (M114A)$ $V_{DD} = 5.25V f = 6MHz (M114AF)$		100 100	120 130	mA mA	
I _{DDA}	Supply Current Analog	V _{DA} = 5.25V		5	10	mA	

 $^{^{\}star}$ High impedance means that, when the addresses are off, the digital output is connected with an internal resistive pull-up of $10k\Omega$

DYNAMIC ELECTRICAL CHARACTERISTICS ($V_{DD} = 5 \text{ V} \pm 5 \text{ %}$, $T_{amb} = 25 \text{ °C}$, $V_{DD} = V_{DDA}$)

	Parameter			Value						
Symbol		Test Conditions		M114S			M114SF			
			Min.	Тур.	Max.	Min.	Тур.	Max.		
CLOCK										
tcĸ	Input Clock Frequency			4.000			6000		kHz	
t _r , t _f	Rise and Fall Time	10 % to 90 %			20			15	ns	
t _{WH} , t _{WL}	High and Low Pulse Width		80			60			ns	
RESET										
t _{wRES}	Pulse Width		10			6			ms	
t _f	Fall Time	10 % to 90 %			20			15	ns	
DATA BUS										
tw data	Pulse Width		1250			830			ns	
t _{set-up} DATA	Set-up Time to Data Strobe		0			0			ns	
thold DATA	Hold Time from Data Strobe		1250			830			ns	
DATA STROB	E									
twsT	Pulse Width		1.5		128	1		85	μs	
twrst	Pulse Width for Internal Reset Generation		128			85			μs	
t _r , t _f	Rise and Fall Times				40			20	μs	
ROM ENABLI										
t _{LOW}				600			400		ns	
thigh				350			220		ns	
t _{set-up} EN(*)	Set-up Time ROM-EN		70			55			ns	

^(*) t_{set-up} EN. Time means that the data coming from ext. ROM must be stable at least 70ns before the rising edge of ROM enable.

PIN FUNCTIONS

PIN 1 - GND (Digital)

Digital ground is linked to this pin.

PIN 21 - GND (Analog)

Analog ground is linked to this pin.

PIN 3 - 8 and 11 - 17 ROM-ADD

13 PUSH-PULL type output pins for external memory address. When the output is off (doesn't exist an address) the output is connected to an internal resistive pull-up of about $10 \mathrm{K}\Omega$.

PINS 2, 9, 10, 47 - EA

These four pins give in output the channel number that is reading the external memory. When the output is off (doesn't exist an address) the output is connected to an internal pull-up. With these 4 pins the memory is expanded up to 128 Kbyte (8 Kbyte/channel).

PIN 24 - TAB1/TAB2

It shows which one of the two tables (TAB1 or

TAB2) is read. Pin 24 permits to double the memory so reading 256 Kbyte addressing memory (top configuration).

PIN 19 - CLOCK 4 MHz (M114A), 6 MHz (M114AF)

For correct functioning the duty cycle must be very close to 50 %. Internal circuits are dynamic, so the clock is continuously required to maintain internal information.

PIN 20 - RESET

All channels are reset by rising this pin. The 13 external ROM address outputs together with the 4 sound outputs are placed in a high impedance state.

PIN 22 - ANALOG POWER SUPPLY

The power supply for all analog parts, i.e. DAC, attenuator, etc, are linked to this pin. It is therefore important that this power supply should be very stable and well smoothed. The internal power supply chip separation allows a great improvement of signal/noise ratio.

4/17



PIN 23 - VOLTAGE REFERENCE (VREF)

VREF is the average value of the DAC output. With Vsupply = 5 V VREF is nominally 2.5 V but could vary by chip to chip (\pm 100mV). At the integrator output the DC level can change when a channel turns-on or turns-off. To minimize this drop it is necessary to trim the value of VREF by TR trimmer (fig. 3A, 3B). The solution of fig 3B is more efficient than in fig.3A: in fact the behaviour is as better as less is the seen impedance at the VREF pin.

Figure 3




Figure 4: Memory Interface Timing

PINS 26, 28, 29, 30 - ANALOG OUT

These outputs are under current with an output impedance of approximately 1 K Ω and the filter, or external integrator, must have a low input impedance. This means that the voltage drop between output pin and V_{REF} must be negligeable so as to obtain a good signall linearity. An integrator is necessary if the tables have been "DELTA" coded. If on the other hand they have been coded in absolute values then only a low pass filter is needed.

PINS 31 - ROM-ENABLE (Low active)

This is a PUSH-PULL-TYPE-OUTPUT and is used to set the external memory in stand-by so as to reduce consumption whenever it is not read.

PINS 32 - 39 - ROM-DATA

8 input pins for data from external memory.

PINS 40 - 45 - DATA-BUS

6 input pins for data from the microprocessor. 8 of these data groups make up a complete piece of information (48 bit).

PIN 46 - BUS STROBE

A signal from the microprocessor must arrive at this input in order to memorise the present code onto the DATA-BUS. Memorization occurs on both edges.


PIN 27 - N.C.

PIN 18 - DIGITAL POWER SUPPLY

The power supply for all digital parts, i.e. counters, memories, etc, are linked to this pin.

PIN 48 - End of table


A low level pulse 4 clock cycles long, is output by this pin every time the last byte of the first table is read. The channel/number can be read from the EA outputs (See Fig.4).



PIN 25 (+ 12 V out)

This pin is the output of an internal 5V/14V DC-DC converter and it needs of an external filtering capacitance (min. 100 nF). The performance of DAC and attenuator are very improved with an external zener that clamps the voltage elevator output (see fig. 5).

Figure 5



GENERAL DESCRIPTION

The M114A/AF is a device that allows digital sound synthesis. The essential system needed consists of a microprocessor, an M114A/AF and an external memory with a maximum of 256 Kbytes . Sound generation is based on cyclic reading of tables corresponding to waveforms (periods) of the timbre to be reproduced.

As the waveform and therefore also the spectrum frequently change, a series of tables of form and frequency appropriate to the sound are cyclically scanned during sound reproduction.

The effect caused by the sudden passage from one table to the next would be unpleasant unless there is such a large number of tables to allow a smooth unnoticeable change from one table to the following

A favourable compromise between number of tables and quality of sound, that has been implemented in the M114A/AF is the following: a limited number of tables which may even diverge from one another are chosen during an initial phase of analysis after which, during the reproduction phase, always two tables are read simultaneously by extracting a percentage of one and the remaining percentage of the other. Therefore by starting with 100 % of one and zero of the other and successively increasing the second while decreasing the first, a smooth passage is achieved. In the

M114A/AF this passage is made up of a maximum of 16 steps.

The tables are stored in an external memory and may be of eight different lengths ranging from 16 to 2048 bytes. The tables may be coded using waveform's absolute value or by the difference between adjoining samples, that is, in a incremental manner (Delta coding). The table samples must be in 8 bits format, complement with 2. The Delta coding increases the equivalent resolution. The typical resolution is 12 bit with a sinusoidal wave coded in a 16-byte table.

OUTPUT RECONSTRUCTION

An external low pass filter (absolute value coding) or an integrator (Delta coding) are sufficient to reconstruct the original sound. The difference is only the value of the feedback network. The Delta coding allows easy interpolation. By simply reading the same data n time and dividing the amplitude of each reading by n, a ramp of n small steps is obtained instead of a large single step. The value of n may be 1, 2 or 4. When a waveform is coded in this way (Delta-Coding or incrementally), the sum of the samples in an entire period must always be equal to zero or there would be a DC offset which could even saturate the external integrator.

MEMORY EXPANSION

With the 13 pins ROM-ADD is possible to address 8 Kbyte of memory. The 4 pins named EA permit an expansion to 128 Kbyte, while with the pin TAB1/TAB2 we have 256 Kbyte for the top configuration. A decoding section for the address, programmable by microprocessor, can be arranged in such a way to readdress each channel on any number, very great too, of 16 Kbytes memory blocks.

The frequency of the generated samples is a whole multiple of the table lenght. In this way any problem caused by intermodulation is eliminated but a noise due to "collision" is produced. As there is a single output circuit for all channels, (interpolar, D/Aconverter, attenuator, ecc.), each time more than one channel requires access to these circuits one, or more, other channel must wait.

The amount of time necessary for the output circuit to process each table, that is the period of time for which each channel uses the circuit during each sample reading cycle, is of 2 μs for the M114A (1.5 μs for the M114AF). The delay will therefore be proportional to the number of channels operating simultaneously and to the frequency that they are generating. As these parameters casually vary, so will the delay thus producing a casual alteration of the original waveform. ("collision noise") Simulation has proved that under worst possible conditions the signal/noise ratio due to this problem is around 60 dB.



The sound amplitude envelope has to be controlled by the microprocessor which, at suitable intervals, must forward the desired attenuation coefficient. There are 64 possible attenuations each with steps of approximately 0.75 dB; These passage from one level to another may be immediate or to gradual increments of 1/256 of the maximum amplitude at a frequency proportional to external table reading frequency.

OPERATION


The M114A/AF receives from the μP a single programming sequence at a time. This programming sequence is made up of 48 bits. The μP must send a 48 bit set for every M114A/AF active channel (16 independent channels). Each M114A/AF channel continuously generates the same signal: it reads the same table, with the same mixing coefficient, with the same amplitude, ecc., until the microprocessor forwards a different programming sequence (variation of one or more parameters characterising the sound to be generated within a single channel). Timbre amplitude evolution and any other slight frequency changes must be handled in real-time by the microprocessor.

Each channel reads two samples from two tables, at the sampling frequency, sums them according to the mixing coefficient and forwards the result to the DAC whose suitably attenuated output goes to the previously selected output pin (fig. 6).

This operation requires 2 μs (1.5 μs in the M114AF) and as there is a single output circuit for all channels it is certain that one or more channels will simultaneously request the use of the circuit. Thus a priority order has been assigned to each channel.

This order is fixed: channel zero has greatest priority followed in order by the others. When more

Figure 6



than one channel is simultaneously active at the output pin there will be an overlap of impulses (the impulse of the lower priority channel will be delayed) The example of Fig. 7 shows an output signal with 2 active channels, CH1 has greater priority then CH2.

The signal will change from impulsive to continuous by passing through:

- a low pass filter if the table have been coded using absolutes values.
- an integrator if in delta coding


AMPLITUDE ENVELOPE GENERATOR

When the microprocessor programs one channel with a new attenuation level, different from the preceding one, this new level can be reached immediately or by a smooth move (depends from the setting of the amplitude control bit described elsewhere). The M114A/AF envelope generator only controls and changes the 8 MSB among the 10 bit of the attenuation code. The gradual movement from the present level to that just programmed takes place by increasing or decreasing these 8 MSB of attenuation with the same frequency with which the external memory tables are being scanned if the difference in level is greater than 128 steps, or with 1/2 of this frequency if grater than 64 steps or 1/4 if greater than 32, or 1/8 if smaller than or equal to 32.

INPUT INTERFACE WITH THE MICROPROCESSOR

The M114A/AF has been designed to easily interface with every microprocessor. The microprocessor interface has a 6-bit data bus and a single control line, the DATA strobe. 48 bits subdivided into 8 groups of 6 bit each must be forwarded in order to programme a single channel.

Figure 7



A group of 6 bits is memorized on every data STROBE switch front. As the data bus is read approximately 250ns after strobe transition, the 6 data bits may be sent simultaneously with the strobe. The whole set of 48 bit have to be entered for any channel programming operation. The entering order is indicated in table A.

MEANING OF THE 48 PROGRAMMABLE BITS IN THE PROGRAMMING SEQUENCE

Channel Address (4 bits)

These four bits indicate to which of the 16 M114A/AF channel the remaining 44 bits will be forwarded.

Frequency Code (8 bits)

The 4 most significant bits cover 15 semitones (HEX code from 0 to E) The graph of fig. 8 shows the time lapse that must be assigned to these signal for correct functioning. No more than 128 µs (85 in the M114AF) must pass between one data Strobe transition and the next during transmission of the 8 groups of data or else synchronisation is lost due to the device internal automatic reset.

There is no upper limit for the elapsed time between two programming sequence, that is between the last data strobe transition of a programming sequence and the first data strobe transition of the next programming sequence.

The remaining 4 bits provide eleven frequency variations of one tywelfth of semitone and four variations of $\pm 1/1000$ and $\pm 2/1000$ of semitone. ($\pm 0.05\%$ accuracy). Vibrato, glissando, chorus effect etc. can be easily implemented.

Table B and Table C show the 240 frequencies obtainable by setting the external clock to 4MHz (M114A) and 6MHz (M114AF) respectively with table lenght of 16 bytes, single reading and without inserting the octave divisor. These are the highest octave frequencies provided by the device. In practice double, quadruple, etc... frequencies may be obtained by writing 2, 4, etc. complete waveform periods in the table.

Lower frequencies can be generated by programming higher table lengths and/or repeated reading (see table E). The last 16 frequency codes are intended for test purposes and for special useful commands:

- forced-table-termination (FF hex code)
- frequency synchronization (F9, FA, FB, codes)

Figure 8 Microprocessor Interface Timing




Table A: Data Programming Order

N. PIN BYTE	34	35	36	37	38	39				
4		ATTENUATION								
1 _{st}	A 5	A4	А3	A2	A1	A 0				
2 _{nd}	4 OU	TPUTS	TABLE 1 /	ADDRESS	TABLE 2	ADDRESS				
∠nd 	1	0	7	6	7	6				
$3_{\rm rd}$			TABLE 2	ADDRESS						
Ord .	5	4	3	2	1	0				
4 _{th}	TABLE 1 ADDRESS									
4th	5	4	3	2	1	0				
5 _{th}		TABLE LENGTH		READING METHOD						
Oth	L2	L1	LO	M2	M1	MO				
6 _{th}		INTERPOLATION				OCTAVE DIVISOR				
	3	2	1	0	0	0				
7 _{th}		CHANNEL	NUMBER		FREQUENCY					
/ th	3	2	1	0	1	0				
0.			FREQ	JENCY						
8 _{th}	7	6	5	4	3	2				

- previously selected frequency (FC code)
- ROMID (F8 code)

These commands are explained elsewhere in detail.

Octave Divisor Bit (1bit)

This bit is used to pass from the octave to another without changing the table length. If octave divisor bit is set to 1 the programming frequency is divided by two.

Attenuator (6 bits)

These bits define the attenuation superimposed on all the signal samples produced by the selected channel. The six binary code (0 to 63) is interpreted as a dB value of attenuation (see table D). The programmed six bit code is internally decoded into a 10 bit linear value. After processing by a suitable circuit in order to obtain a gradual amplitude variation, the attenuation data is sent to the internal attenuator

The only method to stop a running channel is to program into it the maximum attenuation code (63 = 3F Hex). Code 62 = 3E Hex states for max attenuation but it leaves the channel active. Code 0 = 00 Hex states for no attenuation.

Amplitude Envelope Control Bit (1Bbit)

Enables/Disables an internal amplitude envelope generator. When set to 0 it orders instant passage

from the present amplitude to that programmed. It happens as soon as the current waveform table scanning has finished.

If set to 1 the programmed attenuation value will be reached smootly starting from the current attenuation level. Again this smooth move takes place only after the current waveform table scanning has finished. If a FTT (Forced-Table-Termination) command is used then the attenuator update (either with the smooth move or not) will begin immediately.

Analog Output Pin Selection (2 bits)

These two bits indicate to which of the 4 analog output pins the corresponding channel signal must be forwarded. More than one channel (even all 16 channels) can be routed to the same output pin. The reconstructed analog signal will be the mix of all the single component signal. The availability of 4 outputs allows to obtain stereophonic effect or to separate channels used for accompanyment from those or "solo" etc.

1[^]. Table Address (8 bits)

These bits determine the most significant part of the starting address (13 bits) of the first waveform table (Tab.1) in external ROM. The remaining bits of the starting address are automatically set to logical zero (except when the table length is set to 16 byte: in this case the fifth bit is set to one, while the 4 LSB's are set to zero). Depending on the



selected table length, some of these bits can be Don't Care bits.

2[^]. Table Address (8 bits)

Exactly as before, but referring to the second waveform table (Tab. 2)

Table Lenght And Reading Mode (6 bits)

These bits specify the length of the first waveform table, the length ratio between the two waveform tables, and their reading mode. A total of 58 distinct combinations are available. See table E.

The three most significant bits characterize the table lengths (from 16 samples up 2048 samples) while the other three characterize the length ratio between tables and the number of repeated readings.

Interpolation (4bits)

These bits define the interpolation coefficent between the two values read from the two waveform tables. This allows for the mixing of two programmed timbres in any integer ratio from 16/0 to 1/15.

The operation carried out is the following:

D = (D1 * (K + 1)/16) + (D2 * (15 - K)/16) where :

- D is the data at the input of the DAC (8 bits in complement with 2)
- D1 is the data read from the 1st table (8 bits in complement with 2)
- D2 is the data read from the 2nd table (8 bits in complement with 2)
- K is a 4 bit interpolation coefficient (from 0 to 15)

Obviously only the first waveform will be output if K=15. The first table can only assume a minimum percentage value of 1/16 of the max. value. To obtain only the second table values the first and the second table addresses must be exchanged. Another method to produce a sound with only one table would be to specify the same address for both the first and the second table programming parameters, and giving what ever interpolation coefficent you want, so effectively interpolating a table with itself.

F8 Hex: ROM-Identification

This command just sets the device frequency counters to a very short counting modulo, useless for musical purposes.

FC Hex: Previously Selected-Frequency

It is provided to ease writing the control program software for the M114A/AF

FF Hex: Forced-Table-Termination

This command allows a suddenly move from one table to another without waiting the end of the present table scanning. It simulates an end-of-table condition. A dedicated flip-flop is provided to service all the 16 channels

- # a pending FTT command is serviced according to the channel priority. (maximum delay of 32 μs at 4MHz clock). Note that each new programming sequence resets the flip-flop indicating "pending FFT", so to avoid losing the FTT command you need to wait at least that 32 μs, (24 μs in the M114AF) before issuing any new programming sequence after the FTT command. However, on average, it should be sufficient to wait only half that time.
- # Using this command you can store a whole new set of data (table addresses, table lenghts, reading modes, attenuation level, interpolation, etc.) except a new frequency value for that channel (nor a new value for the octave control bit). All the sound parameters of a channel can be changed without waiting for the end of the current first waveform table, if a normal programming sequence is issued immediately before the FTT command.

The normal programming sequence must contain the new frequency code + all other new sound parameters.

- # It is not possible to start a stopped channel with this command, because it has no frequency information within itself, so this command has an effect on a channel only if that channel is already running.
- # The FTT command is always performed on the first table address.

IMPORTANT - DO NOT USE THE FTT COM-MAND SPECIFYING A CHANNEL WHICH IS

LAST SIXTEEN FREQUENCY CODES: SPECIAL COMMANDS

Among the last 16 frequency codes there are six intended for special commands

Freq. Code	Abbreviation	Command Explanation			
F8 Hex	ROMID	ROM Identification			
F9 Hex	RSG	Set-Synchro-Global			
FA Hex	RSS	Reverse-Synchro-Status (only for next programming operation)			
FB Hex	SSG	Reset-Synchro-Global (as after a hardware reset)			
FC Hex	PSF	Previously Selected Frequency			
FF Hex	FFT	Forced-Table-Termination			

ACTUALLY STOPPED!

it has no effect on that channel but, it takes its effect on the NEXT normal command on a running channel

- # Using the FTT command in Delta coding it is impossible to maintain a zero mean value in the reconstructed signal. Though only for a short time a transient in the mean DC output level occurs, because the currently scanned table is terminated early at an unpredictable moment. This special command is intended for percussive sounds, or when working with waveform tables coded in absolute (PCM) mode, or for special effects.
- # This command can be useful to terminate instantaneously a sound: just program that channel with the FTT command, specifying maximum attenuation AND instantaneous variation of the attenuation.

ASYNCHRONOUS MODE

Normally the M114A/AF chip is working in asynchronous mode (set up at reset). In this working mode the programmed frequency becomes active immediately, without waiting for the running table to end while the table addresses and all the other parameters are changed only when the running table has been completely scanned (end of table condition).

This operative mode is useful for producing vibrato effects on long tables, thanks to the fact that some bytes of the previously programmed table will be read at the newly programmed frequency rate.

SYNCHRONOUS MODE

It is possible to synchronize the frequency change with the end of the first waveform table, so avoiding to read a table in part with the old frequency and in part with the new one.

This way-to-operate is useful in the reproduction of deep vibrato on notes placed at the octave boundary, for glide effects and in any case when it is necessary to go beyond the octave boundary without discontinuity (to avoid clicks).

The commands for synchronization are:

- SSG F9 Hex: SET-SYNCHRO-GLOBAL Activates the global synchronous mode (frequency change at the table end).
- RSG FB Hex: RESET-SYNCHRO-GLOBAL This command disables the global synchronous mode.
- RSS FA Hex: REVERSE-SYNCHRO-STATUS
 This command inverts the synchronism state
 only for the next programming sequence.

Everyone of these commands is accomplished by sending a complete programming sequence with F9/FA/FB frequency codes respectively.

They affect the whole working mode of the device (all its channels). All the remaining bits are ignored.

Note that RSS command can be obtained by sending eight times the 6-bit data 111110.

WAVEFORM TABLES ADDRESS

In the programming sequence there are 8 + 8 bits devoted to forming the addresses of the 1[^] and 2[^] waveform tables from each of which a byte is read into the chip to form a single output sample.

The basic address space for waveform tables is 8 Kbytes, as there are 13 address lines managed by the chip. With external circuitry the address space can be doubled. The 8 + 8 bits in the programming sequence only define the starting addresses of the two tables.

The M114A/AF forms addresses according to the table lengths and the reading mode.

The principle is very simple: given a table length the M114A/AF will automatically managed a corresponding number of least significant bits to step from all zero to all ones in a binary sequence, while the remaining most significant bits of the address will be taken from the MSB's of the eight bit code programmed for that table.

In most cases some of eight programmed bits are Don't Care bits. The following examples can better explain how the addresses are generated.



10 EXAMPLE

Suppose TAB 1 = 32 bytes long, then the 5 LSB bits will be managed by the M114A/AF while the remaining 13-5=8 MSB bits will be exactly those programmed as the first table address.

Let be TAB1 (7:0) = 11111100 then the address sequence is:

11111100 11111100	00000 00001	(start address = 1F80 Hex)
11111100	00010	
11111100	11101	
11111100	11110	
11111100	11111	(table termination) (last address = 1F9F Hex)
11111100	00000	(start address = 1F80 Hex)
11111100	00001	
etc.		

If the chosen read mode requires the first table be read 2 or 4 times, then each address will be repeated along 2 or 4 consecutive "service cycles" before skipping to the next address.

The same applies in making the second table address.

2° EXAMPLE

If TAB 1 = 16 bytes long, then the 4 LSB bits will be managed by the M114A/AF, THE FIFTH BIT WILL BE ALWAYS SET AT LOGIC ONE, while the remaining 13-5=8 MSB bits will be exactly those programmed as the first table address.

Let be TAB1 (7:0) = 11001100 then the address sequence is:

11001100	1	0000	(start address = 1990 Hex)
11001100	1	0001	
11001100	1	0010	
11001100	1	1101	
11001100	1	1110	
11001100	1	1111	(table termination) (last address = 199F Hex)
10011100	1	0000	(start address = 1990 Hex)
11001100	1	0001	
etc.			

If the chosen read mode requires the first table be read 2 or 4 times, then each address will be repeated along 2 or 4 consecutive "service cycles" before skipping to the next address.

The same applies in making the second table address.

3° EXAMPLE

If TAB 1 = 64 bytes long, then the 6 LSB bits will be managed by the M114A/AF while the remaining 13 -6 = 7 MSB bits will be exactly the 7 MSB bits of the eight programmed as the first table address and the LSB bits is discarded (it is a Don't Care bit).

Let be TAB1 (7:0) = 1010110X then the address sequence is:

1010110	000000	(start address = 1580 Hex)
1010110	000001	
1010110	000010	
1010110	111101	
1010110	111110	
1010110	111111	(table termination) (last address = 15BF Hex)
1010110	000000	(start address = 1580 Hex)
1010110	000001	
etc.		

If the chosen read mode requires the first table be read 2 or 4 times, then each address will be repeated along 2 or 4 consecutive "service cycles" before skipping to the next address.

The same applies in making the second table address.

4° EXAMPLE

If TAB 1 = 2048 bytes long, then the 11 LSB bits will be managed by the M114A/AF while the remaining 13 - 11 = 2 MSB bits of the eight programmed as the first table address and the other 6 LSB bits are discarded (they are a Don't Care bits).

Let be TAB1 (7:0) = 10XXXXXXX then the address sequence is:

10	00000000000	(start address = 1000 Hex)
10	0000000001	
10	0000000010	
10	11111111101	
10	11111111110	
10	11111111111	(table termination) (last address = 17FF Hex)
10	00000000000	(start address = 1000 Hex)
10	00000000001	
etc.		

If the chosen read mode requires the first table be read 2 or 4 times, then each address will be repeated along 2 or 4 consecutive "service cycles" before skipping to the next address.

The same applies in making the second table address.

5° EXAMPLE

Choose the six bits of table length and read mode as follow:

M(2:0) = 100 L(2:0) = 001

As you can see from TABLE E this corresponds to:

TAB1 = 32, each byte being read once TAB2 = 16, each byte being read twice

Let be TAB1 (7:0) = 11100010 and TAB2 (7:0) = 00110011 then the address sequences for the two tables are:

TAB 1

TAB 2

11100010	00000	(1C40 Hex)	00110011	1	0000	(0670 Hex) (start)
11100010	00001		00110011	1	0000	
11100010	00010		00110011	1	0001	
11100010	00011		00110011	1	0001	
11100010	00100		00110011	1	0010	
11100010	00101		00110011	1	0010	
11100010	11100		00110011	1	1110	
11100010	11101		00110011	1	1110	
11100010	11110		00110011	1	1111	
11100010	11111	(1C5F Hex)	00110011	1	1111	(067F Hex) (1 table termination)
11100010	00000	(1C40 Hex)	00110011	1	0000	(0670 Hex) (start)
11100010	00001		00110011	1	0000	
11100010	00010		00110011	1	0001	
11100010	00011		00110011	1	0001	
etc.						

SUMMARY

- The waveform tables whose length is 16 (and also in the special cases when they are 8 or 4 bytes long), must begin at memory location multiple of 32 plus an offset of 16, i.e. the starting address must satisfy the equation [16 + n.32] with n = 0, 1, 2,...
- 2) The Waveform tables whose lengths is 32, 64,..., 1024, 2048, (i.e. their lenghts 2^ K with K = 5, 6..., 10, 11) must begin at memory locations multiple of 2^ K, that is, the starting address must satisfy the equation [n. 2^ K] with n=0, 1, 2, ...

TABLE B - FREQUENCIES (fosc = 4MHz) M114A

Note	Deviation	- 6/12	- 5/12	- 4/12	- 3/12	- 2/12	- 1/12	- 2/1000	- 1/1000
	(hex)	0	1	2	3	4	5	6	7
С	0	1016.78	1021.45	1026.69	1031.46	1036.27	1041.67	1044.39	1045.48
C#	1	1077.01	1082.25	1087.55	1092.90	1098.30	1103.14	1106.81	1107.42
D	2	1140.90	1146.79	1152.07	1158.08	1163.47	1168.91	1172.33	1173.71
D#	3	1209.19	1215.07	1221.00	1226.99	1232.29	1238.39	1242.24	1243.78
Е	4	1281.23	1287.00	1293.66	1299.55	1305.48	1312.34	1315.79	1317.52
F	5	1356.85	1363.33	1369.86	1376.46	1383.13	1389.85	1393.73	1395.67
F#	6	1437.81	1445.09	1451.38	1458.79	1466.28	1472.75	1478.20	1479.29
G	7	1523.23	1530.22	1538.46	1545.60	1552.80	1560.06	1564.95	1566.17
G#	8	1614.21	1622.06	1629.99	1638.00	1644.74	1652.89	1658.37	1659.75
Α	9	1709.40	1781.21	1727.12	1734.61	1743.68	1751.31	1757.47	1759.01
A#	A	1811.59	1819.84	1829.83	1838.24	1846.72	1855.29	1860.47	1862.20
В	В	1919.39	1928.64	1937.98	1947.42	1956.95	1966.57	1972.39	1974.33
2C	C	2032.52	2042.90	2053.39	2063.98	2072.54	2083.33	2087.68	2089.86
2C#	D	2155.17	2164.50	2176.28	2185.79	2195.39	2207.51	2212.39	2214.84
2D	E	2283.11	2293.58	2304.15	2314.81	2325.58	2339.18	2344.67	2347.42
	F	Testing	Testing	Testing	Testing	Testing	Testing	Testing	Testing

Note	Deviation	0	+ 1/1000	+ 2/1000	+ 1/12	+ 2/12	+ 3/12	+ 4/12	+ 5/12
	(hex)	8	9	Α	В	С	D	E	F
								-	
С	0	1046.57	1047.67	1048.77	1051.52	1056.52	1061.57	1066.67	. 1071.81
C#	1 1	1108.65	1109.88	1111.11	1114.21	1119.19	1124.86	1130.58	1135.72
D	2	1174.40	1175.78	1177.16	1180.64	1186.24	1191.90	1197.60	1203.37
D#	3	1244.56	1245.33	1246.88	1250.78	1256.28	1262.63	1269.04	1274.70
E	4	1318.39	1319.26	1321.00	1324.50	1331.56	1337.79	1344.09	1350.44
F	5	1396.65	1397.62	1398.60	1403.51	1410.44	1417.43	1424.50	1430.62
F#	6	1480.38	1481.48	1482.58	1486.99	1494.77	1501.50	1508.30	1516.30
G	7	1567.40	1568.63	1569.86	1576.04	1583.53	1591.09	1598.72	1606.43
G#	8	1661.13	1662.51	1663.89	1669.45	1677.85	1684.92	1693.48	1702.13
A	9	1760.56	1762.11	1763.89	1768.35	1777.78	1785.71	1793.72	1803.43
A#	Α	1863.93	1865.67	1867.41	1874.41	1883.24	1892.15	1901.14	1910.22
В	В	1976.28	1978.24	1980.20	1984.13	1994.02	2004.01	2014.10	2024.29
2C	С	2092.05	2094.24	2096.44	2103.05	2114.16	2123.14	2134.47	2143.62
2C#	D	2217.29	2219.76	2222.22	2227.17	2239.64	2249.72	2259.89	2272.73
2D	E	2350.18	2352.94	2355.71	2361.28	2372.48	2383.79	2395.21	2406.74
	F	ROMID	SSG	RSS	RSG	Previously Selected Frequency	Testing	Testing	Forced Table Terminat.

TABLE C - FRQUENCIES (fosc = 5.99456 MHz) M114AF

Note	Deviation	- 6/12	- 5/12	- 4/12	- 3/12	- 2/12	- 1/12	- 2/1000	- 1/1000
	(hex)	0	1	2	3	4	5	6	7
G	0	1523.78	1523.79	1538.64	1545.79	1552.99	1561.08	1565.16	1566.80
G#	1	1614.04	1621.90	1629.84	1637.86	1645.95	1653.22	1658.71	1659.62
Α	2	1709.80	1718.62	1726.54	1735.54	1743.62	1751.77	1758.91	1758.97
A#	3	1812.14	1820.95	1829.84	1838.82	1846.75	1855.90	1861.66	1863.98
В	4	1920.10	1928.75	1938.73	1947.55	1956.45	1966.72	1971.89	1974.49
2C	5	2033.43	2043.14	2052.93	2062.82	2072.82	2082.89	2088.70	2091.61
2C#	6	2154.77	2165.66	2175.09	2186.20	2197.42	2207.13	2215.28	2216.92
2D	7	2282.77	2293.25	2305.60	2316.29	2327.08	2337.97	2345.29	2347.13
2D#	8	2419.11	2430.88	2442.77	2454.77	2464.87	2477.09	2485.31	2487.37
2E	9	2561.78	2574.98	2588.32	2599.55	2613.15	2624.59	2633.81	2636.13
2F	A	2714.93	2727.28	2742.25	2754.85	2767.57	2780.41	2788.17	2790.76
2F#	В	2876.47	2890.34	2904.34	2918.48	2932.76	2947.18	2955.90	2958.82
2G	c	3046.02	3061.57	3077.29	3093.17	3105.99	3122.17	3128.68	3131.95
2G#	D	3229.83	3243.81	3261.46	3275.72	3290.10	3308.26	3315.58	3319.25
2A	E	3421.55	3437.25	3453.09	3469.07	3485.21	3505.59	3513.81	3517.93
	F	Testing	Testing	Testing	Testing	Testing	Testing	Testing	Testing

Note	Deviation	0	+ 1/1000	+ 2/1000	+ 1/12	+ 2/12	+ 3/12	+ 4/12	+ 5/12
	(hex)	8	9	A A	В В	C C	D D	E E	F
	(1167)	0	. 9	^			D		
		.=							
G	0	1568.44	1570.08	1571.73	1575.86	1583.35	1590.91	1598.55	1606.26
G#	1 1	1661.46	1663.31	1665.16	1669.79	1677.27	1685.76	1694.34	1702.03
Α	2	1760.00	1762.07	1764.14	1769.35	1777.75	1786.22	1794.78	1803.42
A#	3	1865.14	1866.30	1868.63	1874.47	1882.71	1892.22	1901.83	1910.31
В	4	1975.79	1977.10	1979.71	1984.95	1995.53	2004.87	2014.30	2023.82
2C	5	2093.07	2094.54	2096.00	2103.35	2113.74	2124.22	2134.81	2143.98
2C#	6	2218.56	2220.21	2221.85	2228.46	2240.12	2250.21	2260.39	. 2272.39
2D	7	2348.97	2350.81	2352.65	2361.92	2373.14	2384.47	2395.91	2407.45
2D#	8	2489.44	2491.50	2493.58	2501.90	2514.50	2525.09	2537.92	2550.88
2E	9	2638.45	2640.78	2643.10	2650.11	2664.25	2676.14	2688.14	2702.69
2F	Α	2793.06	2795.97	2798.58	2809.07	2822.30	2835.65	2849.13	2862.73
2F#	В	2961.74	2964.67	2967.60	2973.49	2988.31	3003.29	3018.41	3033.68
2G	c	3135.23	3138.51	3141.80	3151.71	3168.37	3181.83	3198.80	3212.52
2G#	D	3322.93	3326.61	3330.31	3337.73	3356.42	3371.52	3386.76	3406.00
2A	E	3522.07	3526.21	3530.37	3538.70	3555.49	3572.44	3589.56	3606.84
	F								
		ROMID	SSG	RSS	RSG	Previously Selected Frequency	Testing	Testing	Forced Table Terminat.

TABLE D - ATTENUATION

N = six bit attenuation code decimal value (0:63)

V = internally decoded linear ten bit value (0:1023)
A = theoretical attenuation value in decibels
= 20 . Log ((V + 1)/1024)

N	٧	Α		
0	1023	0.00		
1	939	0.74		
2	863	1.48		
3	791	2.23		
4	727	2.96		
5	667	3.71		
6	611	4.47		
7	559	5.24		
8	515	5.95		
9	471	6.73		
10	431	7.50		
11	395	8.25		
12	363	8.98		
13	335	9.68		
14	307	10.43		
15	283	11.14		
16	259	11.91		
17	235	12.75		
18	215	13.52		
19	199	14.19		
20	183	14.91		
21	166	15.75		
22	152	16.51		
23	140	17.22		
24	128	17.99		
25	117	18.77		
26	107	19.54		
27 .	98	20.29		
28	90	21.03		
29	83	21.72		
30	76	22.48		
31	69	23.30		
63	0	STOP		

TABLE E - READING MODES

Me	ode	Len	gth	Rea	d N.
M	L	T1	T2	T1	T2
000	000	16	16	2	2
000	001	32	32	2	2
000	010	64	64	2	2
000	011	128	128	2	2
000	100	256	256	2	2
000	101	512	512	2	2
000	110	1024	1024	2	2
000	111	2048	1048	2	2
001	000	16	16	1	1
001	001	32	32	1	1
001	010	64	64	1	1
001	011	128	128	1	1
001	100	256	256	1	1
001	101	512	512	1	1
001	110	1024	1024	1	1
001	111	2048	2048	1	1
010	000	16	16	4	4
010	001	32	32	4	4
010	010	64	64	4	4
010	011	128	128	4	4
010	100	256	256	4	4
010	101	512	512	4	4
010	110	1024	1024	4	4
010	111	1024*	1024	4	4
011	000	16	16\$	1	1
011	001	32	32	1	1
011	010	64	64	1	1
011	011	128	128	1	1
011	100	256	256	1	1
011	101	512	512	1	1
011	110	1024	1024	1	1
011	111	2048	2048	1	1

Mo	de	Len	gth	Rea	d N.
М	L	T1	T2	T1	T2
100	000	16	8	1	2
100	001	32	16	1	2
100	010	64	32	1	2
100	011	128	64	1	2
100	100	256	128	1	2
100	101	512	256	1	2
100	110	1024	512	1	2
100	111	2048	1024	1	2
101	000	16	16\$	1	1
101	001	32	16\$	1	1
101	010	64	16	1	1
101	011	128	32	1	1
101	100	256	64	1	-1
101	101	512	128	1	1
101	110	1024	256	1	1
101	111	2048	512	1	1
110	000	16	4	1	4
110	001	32	8	1	4
110	010	64	16	1	4
110	011	128	32	1	4
110	100	256	64	1	4
110	101	512	128	1	4
110	110	1024	256	1	4
110	111	2048	512	. 1	4
111	000	16	16\$	1	1
111	001	32	16\$	1	1
111	010	64	16\$	1	1
111	011	128	16	1	1
111	100	256	32	1	1
111	101	512	64	1	1
111	110	1024	128	1	1
111	111	2048	256	1	1

^{*} REPETITION \$ EXCEPTION



DIGITAL SOUND GENERATOR

- INPUT CLOCK FREQ: 4MHz (M114S) 6MHz (M114SF)
- SOUND GENERATED BY READING TABLES CODED IN DELTA CODING OR IN ABSOLUTE VALUES SITUATED IN AN EXTERNAL MEM-ORY OF 16 K MAX
- 16 INDEPENDENT CHANNELS
- 12 BIT EQUIVALENT D/A CONVERTER RESO-LUTION (delta coding)
- 8 DIFFERENT TABLE LENGTHS AND 8 READ-ING MODES GIVING A TOTAL OF 58 DISTINCT COMBINATIONS
- 16 DIFFERENT MIXABLE LAYERS BETWEEN TWO SEPARATE TABLES
- MULTIPLE READING PERMITS INTERPOLA-TION BETWEEN TWO ADJOINING SAMPLES ON THE SAME TABLE
- 4 SELECTABLE ANALOG OUTPUTS
- 10 BIT INTERNAL ATTENUATOR WITH GRAD-UAL AMPLITUDE VARIATION
- ROM ENABLE OUTPUT TO MINIMISE EXTER-NAL MEMORY POWER CONSUMPTION
- POSSIBILITY OF SYNCHRONOUS AND ASYN-CHRONOUS FREQUENCY-TABLE CHANGE AT THE END OF THE READING TABLE


The M114S/SF is a 16 channel digital polyphonic, politimbric sound generator designed for electronics musical instruments.

It is available in two versions, differing in the clock speed: M114S (4MHz input clock frequency) and M114SF (6MHz)


The M114S/SF must be driven by a microprocessor and needs an external memory.

With this device it is possible to synthesize a large range of sounds by simply transcribing the most significant periods of the sound to be reproduced into an external memory and programming a suitable reading sequence for these periods with the use of a microprocessor.

The M114S/SF is realized on a single monolithic silicon chip using low threshold N-channel silicon gate MOS technology and is assembled in plastic DIP 40.



PIN CONNECTION (Top wiew)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DD}	Supply Voltage	0.3 to + 7	V
Vı	Input Voltage	0.3 to V _{DD}	V
Vo	Output Voltage	0.3 to V _{DD}	V
P _{tot}	Total Package Power Dissipation	1000	mW
T _{stg}	Storage Temperature	- 40 to + 150	°C
Top	Operating Temperature	0 to + 60	°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the oparetional sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

THERMAL DATA

Symbol	Description		Value	Unit
R _{th j-amb}	Thermal Resistance Junction Ambient	max.	100	°C/W

Figure 1. Block Diagram





Figure 2: System Configuration



STATIC ELECTRICAL CHARACTERISTICS (V_{DD} = 5 V ± 5 %, T_{amb} = 25 °C, V_{DD} = V_{DDA} analog)

		T		Value		Unit	
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	O'III	
INPUTS:	RESET (pin 17), CLOCK (pin 16)	, ROM DATA (pins 26-33), DATA BUS	(pins 34-	39), DATA	ST. (pin 4	0)	
VIL	Low Input Level				0.8	٧	
V _{IH}	High Input Level		2.2			V	
lı .	Input Leakage Current	$V_{I} = V_{DD}$ to GND			± 1	μΑ	
DIGITAL C	OUTPUTS: (high impedance*): F	ROM-ADD (pins 2-14) ROM-EN (pin 2	5)				
V _{OL}	Low Output Level	I _{OL} = 1 mA			0.4	V	
V _{OH}	High Output Level	Ι _{ΟΗ} = 100 μΑ	2.4			٧	
ANALOG	OUTPUTS: (pins 21, 22, 23, 24)	, V _{REF} (pin 19)					
V_{REF}	Voltage Reference Output	I _O = ± 1mA	2.4	2.5	2.6	V	
lo	Output Current (current generator)	Zero Attenuation Max Input Code to the DAC		± 1		mA	
POWER D	DISSIPATION						
I _{DD}	Supply Current Digital	$V_{DD} = 5.25V f = 4MHz (M114S) V_{DD} = 5.25V f = 6MHz (M114SF)$		100 100	120 130	mA mA	
I _{DDA}	Supply Current Analog	V _{DDA} = 5.25V		5	10	mA	


^{*} High impedance means that, when the addresses are off, the digital output is connected with an internal resistive pull-up of 10kΩ

DYNAMIC ELECTRICAL CHARACTERISTICS ($V_{DD} = 5 \text{ V} \pm 5 \text{ \%}$, $T_{amb} = 25 \text{ °C}$, $V_{DD} = V_{DDA}$)

					Va	lue			
Symbol	Parameter	Test Conditions		M114S		ı	W114S	F	Unit
			Min.	Тур.	Max.	Min.	Тур.	Max.	
CLOCK									
tcĸ	Input Clock Frequency			4.000			6000		kHz
t _r , t _f	Rise and Fall Time	10 % to 90 %			20			15	ns
t _{WH} , t _{WL}	High and Low Pulse Width		90			60			ns
RESET									
t _{wRES}	Pulse Width		10			6			ms
t _f	Fall Time	10 % to 90 %			20			15	ns
DATA BUS									
t _{w DATA}	Pulse Width		1250			830			ns
t _{set-up} DATA	Set-up Time to Data Strobe		0			0			ns
thold DATA	Hold Time from Data Strobe		1250			830			ns
DATA STROB	E							-	
twsT	Pulse Width		1.5		128	1		85	μs
twrst	Pulse Width for Internal Reset Generation		128			85			μs
tf	tr	Pulse and Fall Times			40			20	ns
ROM ENABLE	E (see fig. 3)								
t _{LOW}				600			400		ns
thigh				350			220		ns
t _{set-up EN} (*)	Set-up Time ROM-EN		70			55			ns

^(*) t_{set-up EN}. Time means that the data coming from ext. ROM must be stable at least 70ns before the rising edge of ROM enable.

Figure 3: Memory Read/Write Timing



PIN FUNCTIONS

PIN 1 - GND (Analog and Digital)

Analog ground and digital ground are both linked to this pin.


PINS 21-24 - ANALOG OUTPUTS

These outputs are under current with an output impedance of approximately 1 $K\Omega$ and the filter or external integrator must have a low input impedance. This means that the voltage drop between output pin and V_{REF} must be negligeable so as to obtain a good signal linearity. An integrator is necessary if the tables have been "DELTA" coded. If on the other hand they have been coded in absolute values then only a low pass filter is needed.

PIN 19 - VOLTAGE REFERENCE OUTPUT (VREF)

 V_{REF} is the average value of the DAC output. With $V_{supply} = 5 \text{ V V}_{REF}$ is nominally 2.5 V but could vary by chip to chip (\pm 100 mV). At the integrator output

Figure 4.



the DC level can change when channel turns-on or turns-off. To minimize this drop it is necessary to trim the value of V_{REF} by TR trimmer (fig. 4A, 4B). The solution of fig 4B is more efficent than that in fig.4A: in fact the behavoir is as better as less is the seen impedance at the V_{REF} pin.

PIN 18 - ANALOG POWER SUPPLY

The power supply for all analog parts, i.e. DAC, attenuator, etc, are linked to this pin. It is therefore important that this power supply should be very stable and well smoothed. The internal power supply chip separation allows a great improvement of signal/noise ratio.

PIN 15 - DIGITAL POWER SUPPLY

The power supply for all digital parts, i.e. counters, memories, etc, are linked to this pin.

PIN 17 - RESET

All channels are reset by rising this pin. The 13 external ROM address outputs together with the 4 sound outputs are placed in a high impedance state.

PIN 16 - CLOCK 4 MHz (M114S), 6 MHz (M114SF) For correct functioning the duty cycle must be very close to 50 %. Internal circuits are dynamic, so the clock is continuously required to mantein internal information.

PIN 20 (+ 12 V out)

This pin is the output of an internal voltage elevator and it needs of an external filtering capacitance (min. 100 nF). The performance of DAC and attenuator are very improved with an external zener that clamps the voltage elevator output (see fig. 5).

PINS 2 & 14 - ROM-ADDRESS

13 PUSH-PULL type output pins for external memory address (8k Bytes).

PINS 25 - ROM-ENABLE (Low active)

This is a PUSH-PULL type output and is used to set the external memory in stand-by so as to reduce consumption whenever it is not read. It is possible to double the addressable memory size (16 Kbyte by connecting this pin to the MSB address line of the external memory thru a Flip-Flop).

PINS 26 & 33 - ROM-DATA

8 input pins for data from external memory.

PINS 34-39 - DATA-BUS


6 input pins for data from the microprocessor. 8 of these data groups make up a complete piece of information (48 bit).

PIN 40 - DATA-BUS STROBE

A signal from the microprocessor must arrive at this input in order to memorise the present code onto the DATA-BUS. Memorization occurs on both edges.



Figure 5



GENERAL DESCRIPTION

The M114S/SF is a device that allows digital sound synthesis. The essential system needed consists of a microprocessor, an M114S/SF and an external memory with a maximum of 8192 bytes (16Kbytes by use of an external Flip-Flop - See fig.6). Sound generation is based on cyclic reading of tables corresponding to waveforms (periods) of the timbre to be reproduced.

As the waveform and therefore also the spectrum frequently change, a series of tables of form and frequency appropriate to the sound are cyclically scanned during sound reproduction.

The effect caused by the sudden passage from one table to the next would be unpleasant unless there is such a large number of tables to allow a smooth unnoticeable change from one table to the following.

A favourable compromise between number of tables and quality of sound, that has been implemented in the M114S/SF is the following: a limited number of tables which may even diverge from one another are chosen during an initial phase of analysis after which, during the reproduction phase, always two tables are read simultaneously by extracting a percentage of one and the remaining percentage of the other.

Therefore by starting with 100 % of one and zero of the other and successively increasing the second while decreasing the first, a smooth passage is achieved. In the M114S/SF this passage is made up of a maximum of 16 steps.

The tables are stored in an external memory and may be of eight different lengths ranging from 16 to 2048 bytes. The tables may be coded using waveform's absolute value or by the difference be-

tween adjoining samples, that is, in a incremental manner (Delta coding). The table samples must be in 8 bits format, complement with 2. The Delta coding increases the equivalent resolution. The typical resolution is 12 bit with a sinusoidal wave coded in a 16-byte table.

OUTPUT RECONSTRUCTION

An external low pass filter (absolute value coding) or an integrator (Delta coding) are sufficient to reconstruct the original sound. The difference is only the value of the feedback network. The Delta coding allows easy interpolation. By simply reading the same data n time and dividing the amplitude of each reading by n, a ramp of n small steps is obtained instead of a large single step. The value of n may be 1, 2 or 4.

When a waveform is coded in this way (Delta-Coding or incrementally), the sum of the samples in an entire period must always be equal to zero or there would be a DC offset which could even saturate the external integrator.

The frequency of the generated samples is a whole multiple of the table lenght. In this way any problem caused by intermodulation is eliminated but a noise due to "collision" is produced. As there is a single output circuit for all channels, (interpolar, D/A converter, attenuator, ecc.), each time more than one channel requires access to these circuits one, or more, other channel must wait.

The amount of time necessary for the output circuit to process each table, that is the period of time for which each channel uses the circuit during each sample reading cycle, is of 2 μs for the M114S (1.5 μs for the M114SF). The delay will therefore be proportional to the number of channels operating simultaneously and to the frequency that they are generating. As these parameters casually vary, so will the delay thus producing a casual alteration of the original waveform. ("collision noise") Simulation has proved that under worst possible conditions the signal/noise ratio due to this problem is around 60 dB.

The sound amplitude envelope has to be controlled by the microprocessor which, at suitable intervals, must forward the desired attenuation coefficient. There are 64 possible attenuations each with steps of approximately 0.75 dB; These passage from one level to another may be immediate or to gradual increments of 1/256 of the maximum amplitude at a frequency proportional to external table reading frequency.




Figure 6: The M114S/SF can handle up to 16Kbyte of memory with this application circuit

OPERATION

The M114S/SF receives from the μP a single programming sequence at a time. This programming sequence is made up of 48 bits. The μP must send a 48 bit set for every M114S/SF active channel (16 independent channels). Each M114S/SF channel continuously generates the same signal: it reads the same table, with the same mixing coefficient, with the same amplitude, ecc., until the microprocessor forwards a different programming sequence (variation of one or more parameters characterising the sound to be generated within a single channel). Timbre amplitude evolution and any other slight frequency changes must be handled in real-time by the microprocessor.

Each channel reads two samples from two tables, at the sampling frequency, sums them according to the mixing coefficient and forwards the result to the DAC whose suitably attenuated output goes to the previously selected output pin (fig. 7).

This operation requires 2 μ s (1.5 μ s in the M114SF) and as there is a single output circuit for all channels it is certain that one or more channels will simultaneously request the use of the circuit. Thus a priority order has been assigned to each channel.

This order is fixed: channel zero has greatest priority followed in order by the others. When more than one channel is simultaneously active at the output pin there will be an overlap of impulses (the impulse of the lower priority channel will be delayed) The example of Fig.8 shows an output signal with 2 active channels, CH1 has greater priority then CH2:

Figure 7





Figure 8



The signal will change from impulsive to continuous by passing through:

- a low pass filter if the table have been coded using absolutes values.
- an integrator if in delta coding

AMPLITUDE ENVELOPE GENERATOR

When the microprocessor programs one channel with a new attenuation level, different from the preceding one, this new level can be reached immediately or by a smooth move (depends from the setting of the amplitude control bit described elsewhere). The M114S/SF envelope generator only controls and changes the 8 MSB among the 10 bit of the attenuation code. The gradual movement from the present level to that just programmed takes place by increasing or decreasing these 8 MSB of attenuation with the same frequency with which the external memory tables are being scanned if the difference in level is greater than 128 steps, or with 1/2 of this frequency if greater than 64 steps or 1/4 if greater than 32, or 1/8 if smaller than or equal to 32.

INPUT INTERFACE WITH THE MICROPROCESSOR

The M114S/SF has been designed to easily interface with every microprocessor. The microprocessor interface has a 6-bit data bus and a single control line, the DATA strobe. 48 bits subdivided into

8 groups of 6 bit each must be forwarded in order to programme a single channel.

A group of 6 bits is memorized on every data STROBE switch front. As the data bus is read approximately 250ns after strobe transition, the 6 data bits may be sent simultaneously with the strobe. The whole set of 48 bit have to be entered for any channel programming operation. The entering order is indicated in table A.

MEANING OF THE 48 PROGRAMMABLE BITS IN THE PROGRAMMING SEQUENCE

Channel Address (4 bits)


These four bits indicate to which of the 16 M114S/SF channel the remaining 44 bits will be forwarded.

Frequency Code (8 bits)

The 4 most significant bits cover 15 semitones (HEX code from 0 to E) The graph of fig. 9 shows the time lapse that must be assigned to these signal for correct functioning. No more than 128 μs (85 in the M114SF) must pass between one data Strobe transition and the next during transmission of the 8 groups of data or else synchronization is lost due to the device internal automatic reset.

There is no upper limit for the elapsed time between two programming sequence, that is between the last data strobe transition of a programming sequence and the first data strobe transition of the next programming sequence.

Figure 9 Microprocessor Interface Timing



DATA PROGRAMMING ORDER

N. PIN BYTE	34	35	36	37	38	39
4			ATTEN	UATION		
1 _{st}	A5	A4	A 3	A2	A1	A0
0	4 OL	JTPUTS	TABLE 1	ADDRESS	TABLE 2 A	ADDRESS
2 _{nd}	1	0	7	6	7	6
0			TABLE 2	ADDRESS		
3 _{rd}	5	4	3	2	1	0
4	TABLE 1 ADDRESS					
4 _{th}	5	4	3	2	1	0
F		TABLE LENGTH F			READING METHO	D
5 _{th}	L2	L1	L0	M2	M1	M0
6 _{th}		INTERPO	DLATION	ENVELOPE OCTAV EN/DISAB. DIVISO		
	3	2	1	0	0	0
7		CHANNEL	. NUMBER		FREQU	JENCY
7 _{th}	3	2	1	0	1	0
0.			FREQ	JENCY	-	
8 _{th}	7	6	5	4	3	2

The remaining 4 bits provide eleven frequency variations of one tywelfth of semitone and four variations of $\pm 1/1000$ and $\pm 2/1000$ of semitone. ($\pm 0.05\%$ accuracy). Vibrato, glissando, chorus effect etc. can be easily implemented.

Table B and Table C show the 240 frequencies obtainable by setting the external clock to 4MHz (M114S) and 6MHz (M114SF) respectively with table length of 16 bytes, single reading and without inserting the octave divisor. These are the highest octave frequencies provided by the device. In practice double, quadruple, etc... frequencies may be obtained by writing 2, 4, etc. complete waveform periods in the table.

Lower frequencies can be generated by programming higher table lengths and/or repeated reading (see table E). The last 16 frequency codes are intended for test purposes and for special useful commands:

- forced-table-terminaiton (FF hex code)
- frequency synchronization (F9, FA, FB, codes)
- previously selected frequency (FC code)
- ROMID (F8 code)

These commands are explained elsewhere in detail.

Octave Divisor Bit (1bit)

This bit is used to pass from the octave to another without changing the table length. If octave divisor

bit is set to 1 the programming frequency is divided by two.

Attenuator (6 bits)

These bits define the attenuation superimposed on all the signal samples produced by the selected channel. The six binary code (0 to 63) is interpreted as a dB value of attenuation (see table D). The programmed six bit code is internally decoded into a 10 bit linear value. After processing by a suitable circuit in order to obtain a gradual amplitude variation, the attenuation data is sent to the internal attenuator.

The only method to stop a running channel is to program into it the maximum attenuation code (63 = 3F Hex).

Code 62 = 3E Hex states for max attenuation but it leaves the channel active.

Code 0 = 00 Hex states for no attenuation.

Amplitude Envelope Control Bit (1Bbit)

Enables/Disables an internal amplitude envelope generator. When set to 0 it orders instant passage from the present amplitude to that programmed. It happens as soon as the current waveform table scanning has finished.

If set to 1 the programmed attenuation value will be reached smootly starting from the current attenuation level. Again this smooth move takes place only



after the current waveform table scanning has finished.

If a FTT (Forced-Table-Termination) command is used then the attenuator update (either with the smooth move or not) will begin immediately.

Analog Output Pin Selection (2 bits)

These two bits indicate to which of the 4 analog output pins the corresponding channel signal must be forwarded. More than one channel (even all 16 channels) can be routed to the same output pin. The reconstructed analog signal will be the mix of all the single component signal. The availability of 4 outputs allows to obtain stereophonic effect or to separate channels used for accompanyment from those or "solo" etc.

1[^]. Table Address (8 bits)

These bits determine the most significant part of the starting address (13 bits) of the first waveform table (Tab.1) in external ROM. The remaining bits of the starting address are automatically set to logical zero (except when the table length is set to 16 byte: in this case the fifth bit is set to one, while the 4 LSB's are set to zero) depending on the selected table length, some of these bits can be Don't Care bits.

2[^]. Table Address (8 bits)

Exactly as before, but referring to the second waveform table (Tab. 2)

Table Lenght And Reading Mode (6 bits)

These bits specify the length of the first waveform table, the length ratio between the two waveform tables, and their reading mode. A total of 58 distinct combinations are available. See table E.

The three most significant bits characterize the table lengths (from 16 samples up 2048 samples) while the other three characterize the length ratio between tables and the number of repeated readings.

Interpolation (4bits)

These bits define the interpolation coefficent between the two values read from the two waveform

tables. This allows for the mixing of two programmed timbres in any integer ratio from 16/0 to 1/15.

The operation carried out is the following:

D = (D1 * (K + 1)/16) + (D2 * (15 - K)/16) where :

- D is the data at the input of the DAC (8 bits in complement with 2)
- D1 is the data read from the 1st table (8 bits in complement with 2)
- D2 is the data read from the 2nd table (8 bits in complement with 2)
- K is a 4 bit interpolation coefficient (from 0 to 15)

Obviously only the first waveform will be output if K=15. The first table can only assume a minimum percentage value of 1/16 of the max. value. To obtain only the second table values the first and the second table addresses must be exchanged. Another method to produce a sound with only one table would be to specify the same address for both the first and the second table programming parameters, and giving what ever interpolation coefficent you want, so effectively interpolating a table with itself.

F8 Hex: ROM-Identification

This command just sets the device frequency counters to a very short counting modulo, useless for musical purposes.

FC Hex: Previously Selected-Frequency

It is provided to ease writing the control program software for the M114S/SF

FF Hex: Forced-Table-Termination

This command allows a suddenly move from one table to another without waiting the end of the present table scanning. It simulates an end-of-table condition. Adedicated flip-flop is provided to service all the 16 channels

a pending FTT command is serviced according to the channel priority. (maximum delay of 32 μs at 4MHz clock). Note that each new programming sequence resets the flip-flop indicating "pending FFT", so to avoid losing the FTT command you

LAST SIXTEEN FREQUENCY CODES: SPECIAL COMMANDS

Among the last 16 frequency codes there are six intended for special commands

Freq. Code	Abbreviation	Command Explanation			
F8 Hex	ROMID	ROM Identification			
F9 Hex	RSG	Set-Synchro-Global			
FA Hex	RSS	Reverse-Synchro-Status (only for next programming operation)			
FB Hex	SSG	Reset-Synchro-Global (as after a hardware reset)			
FC Hex	PSF	Previously Selected Frequency			
FF Hex	FFT	Forced-Table-Termination			

need to wait at least that $32 \,\mu s$, $(24 \,\mu s)$ in the M114SF) before issuing any new programming sequence after the FTT command. However, on average, it should be sufficient to wait only half that time.

Using this command you can store a whole new set of data (table addresses, table lenghts, reading modes, attenuation level, interpolation, etc.) except a new frequency value for that channel (nor a new value for the octave control bit). All the sound parameters of a channel can be changed without waiting for the end of the current first waveform table, if a normal programming sequence is issued immediately before the FTT command.

The normal programming sequence must contain the new frequency code + all other new sound parameter.

- # It is not possible to start a stopped channel with this command, because it has no frequency information within itself, so this command has an effect on a channel only if that channel is already running.
- # The FTT command is always performed on the first table address.
 - IMPORTANT DO NOT USE THE FTT COM-MAND SPECIFYING A CHANNEL WHICH IS ACTUALLY STOPPED!
 - it has no effect on that channel but, it takes its effect on the NEXT normal command on a running channel
- # Using the FTT command in Delta coding it is impossible to maintain a zero mean value in the reconstructed signal. Though only for a short time a transient in the mean DC output level occurs, because the currently scanned table is terminated early at an unpredictable moment. This special command is intended for percussive sounds, or when working with waveform tables coded in absolute (PCM) mode, or for special effects.
- # This command can be useful to terminate instantaneously a sound: just program that channel with the FTT command, specifying maximum attenuation AND instantaneous variation of the attenuation.

ASYNCHRONOUS MODE

Normally the M114S/SF chip is working in asynchronous mode (set up at reset). In this working mode the programmed frequency becomes active immediately, without waiting for the running table to end while the table addresses and all the other parameters are changed only when the running table has been completely scanned (end of table condition).

This operative mode is useful for producing vibrato effects on long tables, thanks to the fact that some bytes of the previously programmed table will be read at the newly programmed frequency rate.

SYNCHRONOUS MODE

It is possible to synchronize the frequency change with the end of the first waveform table, so avoiding to read a table in part with the old frequency and in part with the new one.

This way-to-operate is useful in the reproduction of deep vibrato on notes placed at the octave boundary, for glide effects and in any case when it is necessary to go beyond the octave boundary without discontinuity (to avoid clicks).

The commands for synchronization are:

- SSG F9 Hex: SET-SYNCHRO-GLOBAL
 Activates the global synchronize mode
 (frequency change at the table end.)
- RSG FB Hex: RESET-SYNCHRO-GLOBAL
 This command disables synchronous mode.
- RSS FA Hex: REVERSE-SYNCHRO-STATUS
 This command inverts the synchronism state only for the next programming sequence.

Everyone of these commands is accomplished by sending a complete programming sequence with F9/FA/FB frequency codes respectively.

They affect the whole working mode of the device (all its channels). All the remaining bits are ignored.

Note that RSS command can be obtained by sending eight times the 6-bit data 111110.

WAVEFORMS TABLES ADDRESS

In the programming sequence there are 8 + 8 bits devoted to forming the addresses of the 1^ and 2^ waveform tables from each of which a byte is read into the chip to form a single output sample.

The basic address space for waveform tables is 8 Kbytes, as there are 13 address lines managed by the chip. With external circuitry the address space can be doubled. The 8 + 8 bits in the programming sequence only define the starting addresses of the two tables.

The M114S/SF forms addresses according to the table lengths and the reading mode.

The principle is very simple: given a table length the M114S/SF will automatically manage a corresponding number of least significant bits to step from all zero to all ones in a binary sequence, while the remaining most significant bits of the address will be taken from the MSB's of the eight bit code programmed for that table.

In most cases some of eight programmed bits are Don't Care bits. The following examples can better explain how the addresses are generated.



10 FXAMPI F

Suppose TAB 1 = 32 bytes long, then the 5 LSB bits will be managed by the MS114S/SF while the remaining 13-5=8 MSB bits will be exactly those programmed as the first table address.

Let be TAB1 (7:0) = 11111100 then the address sequence is:

11111100 11111100	00000 00001	(start address = 1F80 Hex)
11111100	00010	
11111100	11110 11111	(table termination)
11111100	00000	(last address = 1F9F Hex) (start address = 1F80 Hex)
etc.	00001	

If the chosen read mode requires the first table be read 2 or 4 times, then each address will be repeated along 2 or 4 consecutive "service cycles" before skipping to the next address.

The same applies in making the second table address.

2° EXAMPLE

If TAB 1 = 16 bytes long, then the 4 LSB bits will be managed by the MS114S/SF, THE FIFTH BIT WILL BE ALWAYS SET AT LOGIC ONE, while the remaining 13-5=8 MSB bits will be exactly those programmed as the first table address.

Let be TAB1 (7:0) = 11001100 then the address sequence is:

11001100	1	0000	(start address = 1990 Hex)
11001100	1	0001	
11001100	1	0010	
11001100	1	1101	
11001100	1	1110	
11001100	1	1111	(table termination) (last address = 199F Hex)
10011100	1	0000	(start address = 1990 Hex)
11001100	1	0001	
etc.			

If the chosen read mode requires the first table be read 2 or 4 times, then each address will be repeated along 2 or 4 consecutive "service cycles" before skipping to the next address.

The same applies in making the second table address.

3° EXAMPLE

If TAB 1 = 64 bytes long, then the 6 LSB bits will be managed by the MS114S/SF while the remaining 13-6=7 MSB bits will be exactly the 7 MSB bits of the eight programmed as the first table address and the LSB bits is discarded (it is a Don't Care bit).

Let be TAB1 (7:0) = 1010110X then the address sequence is:

```
1010110 000000 (start address = 1580 Hex)
1010110 000001
1010110 111101
1010110 111110
1010110 111111 (table termination)
(last address = 15BF Hex)
1010110 000000 (start address = 1580 Hex)
1010110 000001
etc.
```

If the chosen read mode requires the first table be read 2 or 4 times, then each address will be repeated along 2 or 4 consecutive "service cycles" before skipping to the next address.

The same applies in making the second table address.

4° EXAMPLE

If TAB 1 = 2048 bytes long, then the 11 LSB bits will be managed by the MS114S/SF while the remaining 13 - 11 = 2 MSB bits of the eight programmed as the first table address and the other 6 LSB bits are discarded (they are a Don't Care bits).

Let be TAB1 (7:0) = 10XXXXXX then the address sequence is:

10	00000000000	(start address = 1000 Hex)
10	0000000001	
10	0000000010	
10	11111111101	
10	11111111110	
10	11111111111	(table termination) (last address = 17FF Hex)
10	0000000000	(start address = 1000 Hex)
10	0000000001	
etc.		

If the chosen read mode requires the first table be read 2 or 4 times, then each address will be repeated along 2 or 4 consecutive "service cycles" before skipping to the next address.

The same applies in making the second table address.

5° EXAMPLE

Choose the six bits of table length and read mode as follow:

M(2:0) = 100 L(2:0) = 001

As you can see from TABLE E this corresponds to:

TAB1 = 32, each byte being read once

TAB2 = 16, each byte being read twice

Let be TAB1 (7:0) = 11100010 and TAB2 (7:0) = 00110011 then the address sequences for the two tables are:

TAB 1

TAB 2

11100010	00000	(1C40 Hex)	00110011	1	0000	(0670 Hex) (start)
11100010	00001		00110011	1	0000	
11100010	00010		00110011	1	0001	
11100010	00011		00110011	1	0001	
11100010	00100		00110011	1	0010	
11100010	00101		00110011	1	0010	
11100010	11100		00110011	1	1110	
11100010	11101		00110011	1	1110	•
11100010	11110		00110011	1	1111	*
11100010	11111	(1C5F Hex)	00110011	1	1111	(067F Hex) (1 table termination)
11100010	00000	(1C40 Hex)	00110011	.1	0000	(0670 Hex) (start)
11100010	00001		00110011	. 1	0000	
11100010	00010		00110011	1	0001	
11100010	00011		00110011	1	0001	
etc.						

SUMMARY

- 1) The waveform tables whose length is 16 (and also in the special cases when they are 8 or 4 bytes long), must begin at memory location multiple of 32 plus an offset of 16, i.e. the starting address must satisfy the equation [16 + n.32] with n = 0, 1, 2....
- 2) The Waveform tables whose lengths is 32, 64,..., 1024, 2048, (i.e. their lenghts 2^{Λ} K with K = 5, 6..., 10, 11) must begin at memory locations multiple of 2^{Λ} K, that is, the starting address must satisfy the equation [n. 2^{Λ} K] with n=0, 1, 2, ...

TABLE B - FREQUENCIES

Note	Deviation	- 6/12	- 5/12	- 4/12	- 3/12	- 2/12	- 1/12	- 2/1000	- 1/1000
	(hex)	0	1	2	3	4	5	6	7
					-				
С	0	1016.78	1021.45	1026.69	1031.46	1036.27	1041.67	1044.39	1045.48
C#	1	1077.01	1082.25	1087.55	1092.90	1098.30	1103.14	1106.81	1107.42
D	2	1140.90	1146.79	1152.07	1158.08	1163.47	1168.91	1172.33	1173.71
D#	3	1209.19	1215.07	1221.00	1226.99	1232.29	1238.39	1242.24	1243.78
E	4	1281.23	1287.00	1293.66	1299.55	1305.48	1312.34	1315.79	1317.52
F	5	1356.85	1363.33	1369.86	1376.46	1383.13	1389.85	1393.73	1395.67
F#	6	1437.81	1445.09	1451.38	1458.79	1466.28	1472.75	1478.20	1479.29
G	7	1523.23	1530.22	1538.46	1545.60	1552.80	1560.06	1564.95	1566.17
G#	8	1614.21	1622.06	1629.99	1638.00	1644.74	1652.89	1658.37	1659.75
Α	9	1709.40	1781.21	1727.12	1734.61	1743.68	1751.31	1757.47	1759.01
A#	Α	1811.59	1819.84	1829.83	1838.24	1846.72	1855.29	1860.47	1862.20
В	В	1919.39	1928.64	1937.98	1947.42	1956.95	1966.57	1972.39	1974.33
2C	C	2032.52	2042.90	2053.39	2063.98	2072.54	2083.33	2087.68	2089.86
2C#	D	2155.17	2164.50	2176.28	2185.79	2195.39	2207.51	2212.39	2214.84
2D	E	2283.11	2293.58	2304.15	2314.81	2325.58	2339.18	2344.67	2347.42
	F	Testing	Testing						

Note	Deviation	0	+ 1/1000	+ 2/1000	+ 1/12	+ 2/12	+ 3/12	+ 4/12	+ 5/12
	(hex)	8	9	Α	В	С	D	Е	F
С	0	1046.57	1047.67	1048.77	1051.52	1056.52	1061.57	1066.67	1071.81
C#	1	1108.65	1109.88	1111.11	1114.21	1119.19	1124.86	1130.58	1135.72
D	2	1174.40	1175.78	1177.16	1180.64	1186.24	1191.90	1197.60	1203.37
D#	3	1244.56	1245.33	1246.88	1250.78	1256.28	1262.63	1269.04	1274.70
E	4	1318.39	1319.26	1321.00	1324.50	1331.56	1337.79	1344.09	1350.44
F	5	1396.65	1397.62	1398.60	1403.51	1410.44	1417.43	1424.50	1430.62
F#	6	1480.38	1481.48	1482.58	1486.99	1494.77	1501.50	1508.30	1516.30
G	7	1567.40	1568.63	1569.86	1576.04	1583.53	1591.09	1598.72	1606.43
G#	8	1661.13	1662.51	1663.89	1669.45	1677.85	1684.92	1693.48	1702.13
Α	9	1760.56	1762.11	1763.89	1768.35	1777.78	1785.71	1793.72	1803.43
A#	Α	1863.93	1865.67	1867.41	1874.41	1883.24	1892.15	1901.14	1910.22
В	В	1976.28	1978.24	1980.20	1984.13	1994.02	2004.01	2014.10	2024.29
2C	C	2092.05	2094.24	2096.44	2103.05	2114.16	2123.14	2134.47	2143.62
2C#	D	2217.29	2219.76	2222.22	2227.17	2239.64	2249.72	2259.89	2272.73
2D	E	2350.18	2352.94	2355.71	2361.28	2372.48	2383.79	2395.21	2406.74
	F	ROMID	SSG	RSS	RSG	Previously Selected Frequency	Testing	Testing	Forced Table Terminat.

TABLE C - FRQUENCIES (fosc = 5.99456 MHz)

Note	Deviation	- 6/12	- 5/12	- 4/12	- 3/12	- 2/12	– 1/12	- 2/1000	1/1000
	(hex)	0	1	2	3	4	5	6	7
G	0	1523.78	1523.79	1538.64	1545.79	1552.99	1561.08	1565.16	1566.80
G#	1	1614.04	1621.90	1629.84	1637.86	1645.95	1653.22	1658.71	1659.62
A	2	1709.80	1718.62	1726.54	1735.54	1743.62	1751.77	1758.91	1758.97
A#	3	1812.14	1820.95	1829.84	1838.82	1846.75	1855.90	1861.66	1863.98
В	4	1920.10	1928.75	1938.73	1947.55	1956.45	1966.72	1971.89	1974.49
2C	5	2033.43	2043.14	2052.93	2062.82	2072.82	2082.89	2088.70	2091.61
2C#	6	2154.77	2165.66	2175.09	2186.20	2197.42	2207.13	2215.28	2216.92
2D	7	2282.77	2293.25	2305.60	2316.29	2327.08	2337.97	2345.29	2347.13
2D#	8	2419.11	2430.88	2442.77	2454.77	2464.87	2477.09	2485.31	2487.37
2E	9	2561.78	2574.98	2588.32	2599.55	2613.15	2624.59	2633.81	2636.13
2F	A	2714.93	2727.28	2742.25	2754.85	2767.57	2780.41	2788.17	2790.76
2F#	В	2876.47	2890.34	2904.34	2918.48	2932.76	2947.18	2955.90	2958.82
2G	С	3046.02	3061.57	3077.29	3093.17	3105.99	3122.17	3128.68	3131.95
2G#	D	3229.83	3243.81	3261.46	3275.72	3290.10	3308.26	3315.58	3319.25
2A	E	3421.55	3437.25	3453.09	3469.07	3485.21	3505.59	3513.81	3517.93
	F	Testing	Testing	Testing	Testing	Testing	Testing	Testing	Testing

Note	Deviation	0	+ 1/1000	+ 2/1000	+ 1/12	+ 2/12	+ 3/12	+ 4/12	+ 5/12
	(hex)	8	9	Α	В	С	D	E	F
G	0	1568.44	1570.08	1571.73	1575.86	1583.35	1590.91	1598.55	1606.26
G#	1	1661.46	1663.31	1665.16	1669.79	1677.27	1685.76	1694.34	1702.03
Α	2	1760.00	1762.07	1764.14	1769.35	1777.75	1786.22	1794.78	1803.42
A#	3	1865.14	1866.30	1868.63	1874.47	1882.71	1892.22	1901.83	1910.31
В	4	1975.79	1977.10	1979.71	1984.95	1995.53	2004.87	2014.30	2023.82
2C	5	2093.07	2094.54	2096.00	2103.35	2113.74	2124.22	2134.81	2143.98
2C#	6	2218.56	2220.21	2221.85	2228.46	2240.12	2250.21	2260.39	2272.39
2D	7	2348.97	2350.81	2352.65	2361.92	2373.14	2384.47	2395.91	2407.45
2D#	8	2489.44	2491.50	2493.58	2501.90	2514.50	2525.09	2537.92	2550.88
2E	9	2638.45	2640.78	2643.10	2650.11	2664.25	2676.14	2688.14	2702.69
2F	Α	2793.06	2795.97	2798.58	2809.07	2822.30	2835.65	2849.13	2862.73
2F#	В	2961.74	2964.67	2967.60	2973.49	2988.31	3003.29	3018.41	3033.68
2G	С	3135.23	3138.51	3141.80	3151.71	3168.37	3181.83	3198.80	3212.52
2G#	D	3322.93	3326.61	3330.31	3337.73	3356.42	3371.52	3386.76	3406.00
2A	E	3522.07	3526.21	3530.37	3538.70	3555.49	3572.44	3589.56	3606.84
	F								
		ROMID	SSG	RSS	RSG	Previously Selected Frequency	Testing	Testing	Forced Table Terminat.

TABLE D - ATTENUATION

 $\begin{array}{l} N=\text{six bit attenuation code decimal value (0:63)} \\ V=\text{internally decoded linear ten bit value (0:1023)} \\ A=\text{theoretical attenuation value in decibels} \\ =20 \text{ . Log }((V+1)/1024) \end{array}$

		Α		
N	V	Α		
0	1023	0.00		
1	939	0.74		
2	863	1.48		
3	791	2.23		
4	727	2.96		
5	667	3.71		
6	611	4.47		
7	559	5.24		
8	515	5.95		
9	471	6.73		
10	431	7.50		
11	395	8.25		
12	363	8.98		
13	335	9.68		
14	307	10.43		
15	283	11.14		
16	259	11.91		
17	235	12.75		
18	215	13.52		
19	199	14.19		
20	183	14.91		
21	166	15.75		
22	152	16.51		
23	140	17.22		
24	128	17.99		
25	117	18.77		
26	107	19.54		
27	98	20.29		
28	90	21.03		
29	83	21.72		
30	76	22.48		
31	69	23.30		
		٠.		
63	0	STOP		

TABLE E - READING MODES

Mode		Len	igth	Rea	ıd N.
М	M L		T2	T1	T2
000	000	16	16	2	2
000	001	32	32	2	2
000	010	64	64	2	2
000	011	128	128	2	2
000	100	256	256	2	2
000	101	512	512	2	2
000	110	1024	1024	2	2
000	111	2048	1048	2	2
001	000	16	16	1	1
001	001	32	32	1	1
001	010	64	64	1	1
001	011	128	128	1	1
001	100	256	256	1	1
001	101	512	512	1	1
001	110	1024	1024	1	1
001	111	2048	2048	1	1
010	000	16	16	4	4
010	001	32	32	4	4
010	010	64	64	4	4
010	011	128	128	4	4
010	100	256	256	4	4
010	101	512	512	4	4
010	110	1024	1024	4	4
010	111	1024*	1024	4	4
011	000	16	16\$	1	1
011	001	32	32	1	1
011	010	64	64	1	1
011	011	128	128	1	1
011	100	256	256	1	1
011	101	512	512	1	1 1
011	110	1024	1024	1	1
011	111	2048	2048	1	1

Мс	ode	Ler	gth	Rea	d N.
М	L	T1	T2	T1	T2
100	000	16	8	1	2
100	100 001		16	1	2
100			32	1	2
100	011	128	64	1	2
100	100	256	128	1	2
100	101	512	256	1	2
100	110	1024	512	1	2
100	111	2048	1024	1	2
101	000	16	16\$	1	1
101	001	32	16\$	1	1
101	010	64	16	1	1
101	011	128	32	1	1
101	100	256	64	1	1
101	101	512	128	1	1
101	110	1024	256	. 1	1
101	111	2048	.512	1	1
110	000	16	4	1	4
110	001	32	8	1	4
110	010	64	16	1	4
110	011	128	32	1	4
110	100	256	64	1	4
110	101	512	128	1	4
110	110	1024	256	1	4
110	111	2048	512	1	4
111	000	16	16\$	1	1
111	001	32	16\$	1	1
111	010	64	16\$	1	1
111	011	128	16	1	1
111	100	256	32	1	1
111	101	512	64	1	1
111	110	1024	128	1	1
111	111	2048	256	1	1

^{*} REPETITIONS

^{\$} EXCEPTIONS









REMOTE CONTROL TRANSMITTER

- FLASHED OR MODULATED TRANSMISSION
- 7 SUB-SYSTEM ADDRESSES
- UP TO 64 COMMANDS PER SUB-SYSTEM ADDRESS
- HIGH-CURRENT REMOTE OUTPUT AT V_{DD} = 6V (− I_{OH} = 80mA)
- LOW NUMBER OF ADDITIONAL COMPONENTS
- KEY RELEASE DETECTION BY TOGGLE BITS
- VERY LOW STAND-BY CURRENT (< 2µA)
- OPERATIONAL CURRENT < 1mA AT 6V SUP-PLY
- SUPPLY VOLTAGE RANGE 4 TO 11V
- CERAMIC RESONATOR CONTROLLED FRE-QUENCY (typ. 450kHz)



PIN CONNECTIONS




DESCRIPTION

The M3004AB1 transmitter IC is designed for infrared remote control systems. It has a total of 448 commands which are divided into 7 sub-system groups with 64 commands each. The sub-system code may be selected by a press button, a slider switch or hard wired.

The M3004AB1 generates the pattern for driving the output stage. These patterns are pulse distance coded. The pulses are infrared flashes or modulated. The transmission mode is defined in conjunction with the sub-system address. Modulated pulses allow receivers with narrow-band preamplifiers for improved noise rejection to be used. Flashed pulses require a wide-band preamplifier within the receiver.

March 1991

BLOCK DIAGRAM



INPUTS AND OUTPUTS

Key matrix inputs and outputs (DRV0N to DRV6N and SEN0N to SEN6N).

The transmitter keyboard is arranged as a scanned matrix. The matrix consists of 7 driver outputs and 7 sense inputs as shown in fig. 1. The driver outputs DRVON to DRV6N are open drain N-channel transistors and they are conductive in the stand-by mode. The 7 sense inputs (SENON to SEN6N) enable the generation of 56 command codes. With 2 external diodes all 64 commands are addressable. The sense inputs have P-channel pull-up transistors so that they are HIGH until they are pulled LOW by connecting them to an output via a key depression to initiate a code transmission.

ADDRESS MODE INPUT (ADRM)

The sub-system address and the transmission mode are defined by connecting the ADRM input to one or more driver outputs (DRV0N to DRV6N) of the key matrix. If more than one driver is connected to ADRM, they must be decoupled by diodes. This allows the definition of seven sub-system addresses as shown in table 3. If driver DRV6N is connected to ADRM, the data output

format of REMO is modulated or if not connected, flashed.

The ADRM input has switched pull-up and pull-down loads. In the stand-by mode only the pull-down device is active. Whether ADRM is open (sub-system address 0, flashed mode) or connected to the driver outputs, this input is LOW and will not cause unwanted dissipation. When the transmitter becomes active by pressing a key, the pull-down device is switched off and the pull-up device is switched on, so that the applied driver signals are sensed for the decoding of the sub-system address and the mode of transmission.

The arrangement of the sub-system address coding is such that only the driver DRVnM with the highest number (n) defines the sub-system address, e.g. if drivers DRV2N and DRV4N are connected to ADRM, only DRV4N will define the sub-system address. This option can be used in systems requiring more than one sub-system address. The transmitter may be hard-wired for sub-system address 2 by connecting DRV1N to ADRM. If now DRV3N is added to ADRM by a key or a switch, the transmitted sub-system address changes to 4. A change of the sub-system address will not start a transmision.

REMOTE CONTROL SIGNAL OUTPUT (REMO)

The REMO signal output stage is a push-pull type. In the HIGH state, a bipolar emitter-follower allows a high output current. The timing of the data output format is listed in tables 1 and 2. The information is defined by the distance t_b between the leading edges of the flashed pulses or the first edge of the modulated pulses (see fig. 3). The format of the output data is given in fig. 2 and 3. The data word starts with two toggle bits T1 and T0, followed by three bits for defining the sub-system address S2, S1 and S0, and six bits F, E, D, C, B and A which are defined by the selected key.

In the modulated transmission mode the first toggle bit is replaced by a constant reference time bit (REF). This can be used as a reference time for the decoding sequence. The toggle bits function is an indication for the decoder that the next instruction has to be considered as a new command. The codes for the sub-system address and the selected key are given in tables 3 and 4.

The REMO output is protected against "Lock-up", i.e. the length of an output pulse is limited to < 1ms, even if the oscillator stops during an output pulse. This avoids the rapid discharge of the battery that would otherwise be caused by the continuous activation of the LED.

OSCILLATOR INPUT / OUTPUT (osci and osco)

The external components must be connected to these pins when using an oscillator with a ceramic resonator. The oscillator frequency may vary between 350kHz and 600kHz as defined by the resonator.

FUNCTIONAL DESCRIPTION

Keyboard operation.

In the stand-by mode all drivers (DRV0N to DRV6N) are on (low impedance to V_{SS}). Whenever a key is pressed, one or more of the sense inputs (SENnN) are tied to ground. This will start the power-up sequence. First the oscillator is activated and after the debounce time t_{DB} (see fig. 4) the output drivers (DRV0N to DRV6N) become active successively.

Within the first scan cycle the transmission mode, the applied sub-system address and the selected command code are sensed and loaded into an internal data latch.

In contrast to the command code, the sub-system is sensed only within the first scan cycle. If the applied sub-system address is changed while the command key is pressed, the transmitted sub-system address is not altered.

In a multiple key stroke sequence (see fig. 5) the command code is always altered in accordance with the sensed key.

MULTIPLE KEY-STROKE PROTECTION

The keyboard is protected against multiple keystrokes. If more than one key is pressed at the same time, the circuit will not generate a new output at REMO (see fig. 5). In case of a multiple key-stroke, the scan repetition rate is increased to detect the release of a key as soon as possible.

There are two restrictions caused by the special structure of the keyboard matrix :

- The keys switching to ground (code numbers 7, 15, 23, 31, 39, 47, 55 and 63) and the keys connected to SEN5N and SEN6N are not covered completely by the multiple key protection. If one sense input is switched to ground, further keys on the same sense line are ignored, i.e. the command code corresponding to "key to ground" is transmitted.
- SEN5N and SEN6N are not protected against multiple keystroke on the same driver line, because this condition has been used for the definition of additional codes (code number 56 to 63).

OUTPUT SEQUENCE (data format)

The output operation will start when the selected code is found. A burst of pulses, including the latched address and command codes, is generated at the output REMO as long as a key is pressed. The format of the output pulse train is given in fig. 2 and 3. The operation is terminated by releasing the key or if more than one key is pressed at the same time. Once a sequence is started, the transmitted data words will always be completed after the key is released.

The toggle bits T0 and T1 are incremented if the key is released for a minimum time t_{REL} (see fig. 4). The toggle bits remain unchanged within a multiple key-stroke sequence.

SGS-THOMSON

Table 1 : Pulse Train Timing.

Mode	T _O (ms)	t _P (μ s)	t _M (μs)	t _{ML} (µs)	t _{MH} (μs)	t _W (ms)
Flashed	2.53	8.8	-	-	-	121
Modulated	2.53	-	26.4	17.6	8.8	121

fosc	455kHz	$t_{OSC} = 2.2 \mu s$	
t _P	4 x tosc	Flashed Pulse Width	
t _M	12 x tosc	Modulation Period	
t _{ML}	8 x tosc	Modulation Period LOW	
tмн	4 x tosc	Modulation Period HIGH	
To	1152 x tosc	Basic Unit of Pulse Distance	
tw	55296 x t _{OSC}	Word Distance	

Table 2: Pulse Train Separation (tb).

Code	t _b
Logic "0"	2 x T _O
Logic "1"	3 x T _O
Toggle Bit Time	2 x T _O or 3 x T _O
Reference Time	3 x T _O

Table 3: Transmission Mode and Sub-system Adress Selection.

The sub-system address and the transmission mode are defined by connecting the ADRM input

to one or more driver outputs (DRV0N To DRV6N) of the key matrix. If more than one driver is connected to ADRM, they must be decoupled by diodes.

Mode		Sub-syste	m Adres	3			Drive	r DRVnN f	or n =		
	#	S2	S1	S0	0	1	2	3	4	5	6
F	0	1	1	1							
L	1	0	0	0	0						
Α	2	0	0	1	X	0					
S	-3	0	1	0	X	X	0				
Н	4	0	1	1	X	X	X	0			
E	5	1	0	0	X	X	X	X	0		
D	6	1	0	1	Х	X	X	X	X	0	
M											
0	0	1	1	1							0
D	1	0	0	0	0						0
U	2	0	0	1	X	0					0
L	3	0	1	0	X	X	0				0
Α	4	0	1	1	X	X	X	0			0
Т	5	1	0	0	X	X	X	X	0		0
E	6	1	0	1	X	X	X	X	X	0	0
D											

O = connected to ADRM blank = not connected to ADRM

X = don't care

Table 4: Key Codes.

Matrix	Matrix			Co	ode			Matrix
Drive	Sense	F	E	D	С	В	Α	Position
DRV0N	SEN0N	. 0	0	0	0	0	0	0
DRV1N	SEN0N	0	0	0	0	0	1	1
DRV2N	SEN0N	0	0	0	0	1	0	2
DRV3N	SEN0N	0	0	0	0	1	1	3
DRV4N	SEN0N	0	0	0	1	0	0	4
DRV5N	SEN0N	0	0	0	1	0	1	5
DRV6N	SEN0N	0	0	0	1	1	0	6
V _{SS}	SEN0N	0	0	0	1	1	1	7
V _{SS}	SEN1N	0	0	1	1	1	1	8 to 15
V_{SS}	SEN2N	0	1	0	1	1 .	1	16 to 23
V_{SS}	SEN3N	0	1	1	1	1	1	24 to 31
V _{SS}	SEN4N	1	0	0	1	1	1	32 to 39
V _{SS}	SEN5N	1	0	1	1	1	1	40 to 47
V _{SS}	SEN6N	- 1	1	0	1	1	1	48 to 55
V _{SS}	SEN5N and SEN6N	1	1	1	1	1	1	56 to 63

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage Range	- 0.3 to + 12	V
Vı	Input Voltage Range	- 0.3 to (V _{DD} + 0.3)	V
Vo	Output Voltage Range	- 0.3 to (V _{DD} + 0.3)	V
±Ι	D.C. Current into Any Input or Output	Max. 10	mA
- I (REMO) M	Peak REMO Output Current during 10µs, Duty Factor = 1%	Max. 300	mA
P _{tot}	Power Dissipation per Package for T _A = - 20 to + 70°C	Max. 200	mW
T _{stg} Storage Temperature Range		- 55 to + 150	°C
TA	Operating Ambient Temperature Range	- 20 to + 70	°C

ELECTRICAL CHARACTERISTICS

 $V_{SS} = 0V$, $T_A = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	3	Min.	Тур.	Max.	Unit
V_{DD}	Supply Voltage	$T_A = 0 \text{ to} + 70^{\circ}\text{C}$		4		12	V
I _{DD}	Supply Current	Active f _{OSC} = 455kHz REMO,Output unload	$V_{DD} = 6V$ $V_{DD} = 9V$		0.8 1.5	1.5 3	mA mA
		Inactive (stand-by mode)	$V_{DD} = 6V$ $V_{DD} = 9V$		-	2 2	μ Α μ Α
fosc	Oscill. Frequency	V _{DD} = 4 to 11V (cer resonator)		350		600	kHz

KEYBOARD MATRIX - Inputs SE0N to SEN6N

	V_{IL}	Input Voltage Low	$V_{DD} = 4 \text{ to } 11V$	1 .	0.2 x V _{DD}	V
-	V _{IH}	Input Voltage High	$V_{DD} = 4 \text{ to } 11 \text{V}$	0.8 x V _{DD}		٧
	- lı	Input Current	$V_{DD} = 4V, V_1 = 0V$ $V_{DD} = 11V, V_1 = 0V$	2 5 75	250 750	μ Α μ Α
	lı	Input Leakage Current	$V_{DD} = 11V, V_{I} = VDD$		1	μA

KEYBOARD MATRIX - Outputs DRV0N to DRV6N

Vol	Output Voltage "ON"	$V_{DD} = 4V, I_{O} = 0.1 \text{mA}$ $V_{DD} = 11V, I_{O} = 1 \text{mA}$		0.3 0.5	V
lo	Output Current "OFF"	V _{DD} = 11V, V _O = 11V		10	μΑ

ELECTRICAL CHARACTERISTICS (continued)

 $V_{SS} = 0V$, $T_A = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
CONTROL	INPUT ADRM					
V _{IL}	Input Voltage Low				$0.2 \times V_{DD}$	V
V _{IH}	Input Voltage High		0.8 x V _{DD}			V
I _{IL}	Input Current Low (switched P and N channel pull-up/pull down)	Pull-up Act. Oper. Condition, $V_{IN} = V_{SS}$ $V_{DD} = 4V$ $V_{DD} = 11V$	25 75		250 750	μ Α μ Α
Ін	Input Current High (switched P and N channel pull-up/pull down)	Pull-down Act. Stand-by Cond., $V_{IN} = V_{DD}$ $V_{DD} = 4V$ $V_{DD} = 11V$	25 75		250 750	μ Α μ Α
DATA OUT	PUT REMO					
- Іон	Output Current High	$V_{DD} = 6V$, $V_{OH} = 3V$ $V_{DD} = 9V$, $V_{OH} = 6V$	80 80			mA mA
loL	Output Current Low	$V_{DD} = 6V, V_{OL} = 0.2V$ $V_{DD} = 9V, V_{OL} = 0.1V$			0.6 0.6	mA mA
tон	Pulse Length	V _{DD} = 6V, Oscill. Stopped			1	mS
OSCILLAT	OR					
l ₁	Input Current	V _{DD} = 6V, OSC1 at V _{DD}	0.8		2.7	μΑ
V _{OH}	Output Voltage high	V _{DD} = 6V, - I _{OL} = 0.1mA			V _{DD} - 0.6	V
V _{OL}	Output Voltage Low	V _{DD} = 6V, I _{OH} = 0.1mA			0.6	V

Figure 1: Typical Application.




Figure 2: Data Format of REMO Output; REF = Reference Time; T0 and T1 = Toggle bits; S0, S1 and S2 = System address; A, B, C, D, E and F = Command bits.

- (a) flashed mode: transmission with 2 toggle bits and 3 address bits, followed by 6 command bits (pulses are flashed)
- (b) modulated mode: transmission with reference time, 1 toggle bit and 3 address bits, followed by 6 command bits (pulses are modulated).




Figure 3: REMO Output Waveform

- (a) flashed pulse
- (b) modulated pulse { $t_{PW} = (5 \times t_{M}) + t_{MH}$ }.




Figure 4: Single Key - Stroke Sequence.

Debounce time : tpB = 4 to 9 x T_O Start time : tsT = 5 to 10 x T_O Minimum release time : thEL = T_O .





Figure 5 : Multiple Key-Stroke Sequence. Scan rate multiple key-stroke : $t_{SM} = 8$ to $10 \times T_{\odot}$.






M3004LAB1

REMOTE CONTROL TRANSMITTER

- FLASHED OR MODULATED TRANSMISSION
- 7 SUB-SYSTEM ADDRESSES
- UP TO 64 COMMANDS PER SUB-SYSTEM ADDRESS
- HIGH-CURRENT REMOTE OUTPUT AT V_{DD} = 6V (− I_{OH} = 80mA)
- LOW NUMBER OF ADDITIONAL COMPO-NENTS
- KEY RELEASE DETECTION BY TOGGLE RITS
- VERY LOW STAND-BY CURRENT (< 2uA)
- OPERATIONAL CURRENT < 1mA AT 6V SUP-PLY
- SUPPLY VOLTAGE RANGE 2 TO 6.5V
- CERAMIC RESONATOR CONTROLLED FRE-QUENCY (typ. 450kHz)



PIN CONNECTIONS




DESCRIPTION

The M3004LAB1 transmitter IC is designed for infrared remote control systems. It has a total of 448 commands which are divided into 7 sub-system groups with 64 commands each. The sub-system code may be selected by a press button, a slider switch or hard wired.

The M3004LAB1 generates the pattern for driving the output stage. These patterns are pulse distance coded. The pulses are infrared flashes or modulated. The transmission mode is defined in conjunction with the sub-system address. Modulated pulses allow receivers with narrow-band preamplifiers for improved noise rejection to be used. Flashed pulses require a wide-band preamplifier within the receiver.

BLOCK DIAGRAM



INPUTS AND OUTPUTS

Key matrix inputs and outputs (DRV0N to DRV6N and SEN0N to SEN6N).

The transmitter keyboard is arranged as a scanned matrix. The matrix consists of 7 driver outputs and 7 sense inputs as shown in fig. 1. The driver outputs DRVON to DRV6N are open drain N-channel transistors and they are conductive in the stand-by mode. The 7 sense inputs (SEN0N to SEN6N) enable the generation of 56 command codes. With 2 external diodes all 64 commands are addressable. The sense inputs have P-channel pull-up transistors so that they are HIGH until they are pulled LOW by connecting them to an output via a key depression to initiate a code transmission.

ADDRESS MODE INPUT (ADRM)

The sub-system address and the transmission mode are defined by connecting the ADRM input to one or more driver outputs (DRV0N to DRV6N) of the key matrix. If more than one driver is connected to ADRM, they must be decoupled by diodes. This allows the definition of seven sub-system addresses as shown in table 3. If driver DRV6N is connected to ADRM, the data output

format of REMO is modulated or if not connected, flashed.

The ADRM input has switched pull-up and pull-down loads. In the stand-by mode only the pull-down device is active. Whether ADRM is open (sub-system address 0, flashed mode) or connected to the driver outputs, this input is LOW and will not cause unwanted dissipation. When the transmitter becomes active by pressing a key, the pull-down device is switched off and the pull-up device is switched on, so that the applied driver signals are sensed for the decoding of the sub-system address and the mode of transmission.

The arrangement of the sub-system address coding is such that only the driver DRVnM with the highest number (n) defines the sub-system address, e.g. if drivers DRV2N and DRV4N are connected to ADRM, only DRV4N will define the sub-system address. This option can be used in systems requiring more than one sub-system address. The transmitter may be hard-wired for subsystem address 2 by connecting DRV1N to ADRM. If now DRV3N is added to ADRM by a key or a switch, the transmitted sub-system address changes to 4. A change of the sub-system address will not start a transmision.

REMOTE CONTROL SIGNAL OUTPUT (REMO)

The REMO signal output stage is a push-pull type. In the HIGH state, a bipolar emitter-follower allows a high output current. The timing of the data output format is listed in tables 1 and 2. The information is defined by the distance t_b between the leading edges of the flashed pulses or the first edge of the modulated pulses (see fig. 3). The format of the output data is given in fig. 2 and 3. The data word starts with two toggle bits T1 and T0, followed by three bits for defining the sub-system address S2, S1 and S0, and six bits F, E, D, C, B and A which are defined by the selected key.

In the modulated transmission mode the first toggle bit is replaced by a constant reference time bit (REF). This can be used as a reference time for the decoding sequence. The toggle bits function is an indication for the decoder that the next instruction has to be considered as a new command. The codes for the sub-system address and the selected key are given in tables 3 and 4.

The REMO output is protected against "Lock-up", i.e. the length of an output pulse is limited to < 1ms, even if the oscillator stops during an output pulse. This avoids the rapid discharge of the battery that would otherwise be caused by the continuous activation of the LED.

OSCILLATOR INPUT / OUTPUT (osci and osco)

The external components must be connected to these pins when using an oscillator with a ceramic resonator. The oscillator frequency may vary between 350kHz and 600kHz as defined by the resonator.

FUNCTIONAL DESCRIPTION

Keyboard operation.

In the stand-by mode all drivers (DRV0N to DRV6N) are on (low impedance to V_{SS}). Whenever a key is pressed, one or more of the sense inputs (SENnN) are tied to ground. This will start the power-up sequence. First the oscillator is activated and after the debounce time t_{DB} (see fig. 4) the output drivers (DRV0N to DRV6N) become active successively.

Within the first scan cycle the transmission mode, the applied sub-system address and the selected command code are sensed and loaded into an internal data latch

In contrast to the command code, the sub-system is sensed only within the first scan cycle. If the applied sub-system address is changed while the command key is pressed, the transmitted sub-system address is not altered.

In a multiple key stroke sequence (see fig. 5) the command code is always altered in accordance with the sensed key.

MULTIPLE KEY-STROKE PROTECTION

The keyboard is protected against multiple keystrokes. If more than one key is pressed at the same time, the circuit will not generate a new output at REMO (see fig. 5). In case of a multiple key-stroke, the scan repetition rate is increased to detect the release of a key as soon as possible.

There are two restrictions caused by the special structure of the keyboard matrix:

- The keys switching to ground (code numbers 7, 15, 23, 31, 39, 47, 55 and 63) and the keys connected to SEN5N and SEN6N are not covered completely by the multiple key protection. If one sense input is switched to ground, further keys on the same sense line are ignored, i.e. the command code corresponding to "key to ground" is transmitted.
- SEN5N and SEN6N are not protected against multiple keystroke on the same driver line, because this condition has been used for the definition of additional codes (code number 56 to 63).

OUTPUT SEQUENCE (data format)

The output operation will start when the selected code is found. A burst of pulses, including the latched address and command codes, is generated at the output REMO as long as a key is pressed. The format of the output pulse train is given in fig. 2 and 3. The operation is terminated by releasing the key or if more than one key is pressed at the same time. Once a sequence is started, the transmitted data words will always be completed after the key is released.

The toggle bits T0 and T1 are incremented if the key is released for a minimum time $t_{\rm REL}$ (see fig. 4). The toggle bits remain unchanged within a multiple key-stroke sequence.



Table 1: Pulse Train Timing.

Mode	To (ms)	te (μs)	t _M (μs)	t _{ML} (μs)	t _{мн} (µs)	t _W (ms)
Flashed	2.53	8.8	-	-	-	121
Modulated	2.53	-	26.4	17.6	8.8	121

fosc	455kHz	t _{OSC} = 2.2µs
tp	4 x tosc	Flashed Pulse Width
t _M	12 x tosc	Modulation Period
t _{ML}	8 x tosc	Modulation Period LOW
t _{MH}	4 x tosc	Modulation Period HIGH
To	1152 x tosc	Basic Unit of Pulse Distance
tw	55296 x tosc	Word Distance

Table 2: Pulse Train Separation (t_b).

Code	t _b
Logic "0"	2 x T _O
Logic "1"	3 x T _O
Toggle Bit Time	2 x T _O or 3 x T _O
Reference Time	3 x T _O

Table 3: Transmission Mode and Sub-system Adress Selection.

The sub-system address and the transmission mode are defined by connecting the ADRM input

to one or more driver outputs (DRV0N To DRV6N) of the key matrix. If more than one driver is connected to ADRM, they must be decoupled by diodes.

Mode		Sub-syste	m Adres	S			Drive	r DRVnN 1	or n =		
	#	S2	S1	S0	0	1	2	3	4	5	6
F	0	1	1	1							
L	1	0	0	0	0						
Α	2	0	0	1	Х	0					
S	3	0	1	0	Х	X	0				
Н	4	0	1	1 .	Х	X	X	0			
Ε	5	1	0	0	Х	Х	X	X	0		
D	6	1	0	1	X	Х	X	X	X	0	
М											
0	0	1	1	1							0
D	1	0	0	0	0						0
U	2	0	0	. 1	Х	0					0
L	3	0	1	0	X	Х	0				0
Α	4	0	1	1	X	X	X	0			0
Т	5	1	0	0	X	X	Х	X	0		Ô
Ε	6	1	0	1	X	X	Х	X	X	0	0
D											

O = connected to ADRM

blank = not connected to ADRM

K = don't care

Table 4 : Key Codes.

Matrix	Matrix			Co	ode			Matrix
Drive	Sense	F	E	D	С	В	Α	Position
DRV0N	SEN0N	0	0	0	0	0	0	0
DRV1N	SEN0N	0	0	0	0	0	1	1
DRV2N	SEN0N	0	0	0	0	1	0	2
DRV3N	SEN0N	0	0	0	0	1	1	3
DRV4N	SEN0N	. 0	0	0	1	0	0	4
DRV5N	SEN0N	0	0	0	1	0	1	5
DRV6N	SEN0N	0	0	0	1	1	0	6
V _{SS}	SEN0N	0	0	0	1	1	1	7
V _{SS}	SEN1N	0	0	1	1	1	1	8 to 15
V _{SS}	SEN2N	0	1	0	1	1	1	16 to 23
Vss	SEN3N	0	1	1	1	1	1	24 to 31
Vss	SEN4N	1	0	0	1	1	1	32 to 39
V _{SS}	SEN5N	1	0	1	.1	1	1	40 to 47
Vss	SEN6N	1	1	0	1	1	1	48 to 55
V _{SS}	SEN5N and SEN6N	1	1	1	1	1	1	56 to 63

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage Range	- 0.3 to + 7	V
VI	Input Voltage Range	- 0.3 to (V _{DD} + 0.3)	V
Vo	Output Voltage Range	- 0.3 to (V _{DD} + 0.3)	V
±I	D.C. Current into Any Input or Output	Max. 10	mA
- I (REMO) M	Peak REMO Output Current during 10µs, Duty Factor = 1%	Max. 300	mA
P _{tot}	Power Dissipation per Package for T _A = - 20 to + 70°C	Max. 200	mW
T _{stg}	Storage Temperature Range	- 55 to + 125	°C
TA	Operating Ambient Temperature Range	- 20 to + 70	°C

ELECTRICAL CHARACTERISTICS

 $V_{SS} = 0V$, $T_A = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	3	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	$T_A = 0 \text{ to} + 70^{\circ}\text{C}$		2		6.5	٧
I _{DD}	Supply Current	Active fosc = 455kHz REMO,Output unload	$V_{DD} = 3V$ $V_{DD} = 6V$		0.25 1.0	0.5 2	mA mA
		 Inactive (stand-by mode) 	$V_{DD} = 6V$			2	μA
fosc	Oscill. Frequency	V _{DD} = 2 to 6.5V (cer resonator	r)	350		600	kHz

KEYBOARD MATRIX - Inputs SE0N to SEN6N

	VIL	Input Voltage Low	V _{DD} = 2 to 6.5V		0.3 x V _{DD}	٧
Ī	V _{IH}	Input Voltage High	V _{DD} = 2 to 6.5V	0.7 x V _{DD}		٧
	- l _l	Input Current	$V_{DD} = 2V, V_{I} = 0V$ $V_{DD} = 6.5V, V_{I} = 0V$	10 100	100 600	μA μ A
	l _l	Input Leakage Current	$V_{DD} = 6.5V$, $V_I = V_{DD}$		1	μА

KEYBOARD MATRIX - Outputs DRV0N to DRV6N

	V _{OL}	Output Voltage "ON"	$V_{DD} = 2V$, $I_{O} = 0.1 \text{mA}$ $V_{DD} = 6.5 \text{V}$, $I_{O} = 1 \text{mA}$		0.3 0.6	V
ĺ	lo	Output Current "OFF"	$V_{DD} = 6.5V, V_{O} = 11V$		10	μΑ

ELECTRICAL CHARACTERISTICS (continued)

 $V_{SS} = 0V$, $T_A = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
CONTRO	_ INPUT ADRM					
V _{IL}	Input Voltage Low				$0.3 \times V_{DD}$	V
V _{IH}	Input Voltage High		0.7 x V _{DD}			V
f _{IL}	Input Current Low (switched P and N channel pull-up/pull down)	Pull-up Act. Oper. Condition, $V_{IN} = V_{SS}$ $V_{DD} = 2V$ $V_{DD} = 6.5V$	10 100		100 600	μA μ A
liн	Input Current High (switched P and N channel pull-up/pull down)	$\begin{aligned} & \text{Pull-down Act. Stand-by Cond.,} V_{\text{IN}} = V_{\text{DD}} \\ & V_{\text{DD}} = 2V \\ & V_{\text{DD}} = 6.5V \end{aligned}$	10 100		100 600	μ Α μ Α
DATA OU	TPUT REMO		1			т
- Іон	Output Current High	$V_{DD} = 2V, V_{OH} = 0.8V$ $V_{DD} = 6.5V, V_{OH} = 5V$	60 80			mA mA
l _{OL}	Output Current Low	$V_{DD} = 2V, V_{OL} = 0.4V$ $V_{DD} = 6.5V, V_{OL} = 0.4V$			0.6 0.6	mA mA
tон	Pulse Length	V _{DD} = 6.5V, Oscill. Stopped			1	mS
OSCILLAT	OR					
l _I	Input Current	$V_{DD} = 2V$ $V_{DD} = 6.5V$, OSC1 at V_{DD}	5		5 7	μ Α μ Α
V _{OH}	Output Voltage high	$V_{DD} = 6.5V$, - $I_{OL} = 0.1mA$	V _{DD} - 0.8			V
V _{OL}	Output Voltage Low	$V_{DD} = 6.5V$, $I_{OH} = 0.1mA$			0.7	V

Figure 1 : Typical Application.




Figure 2: Data Format of REMO Output; REF = Reference Time; T0 and T1 = Toggle bits; S0, S1 and S2 = System address; A, B, C, D, E and F = Command bits.

- (a) flashed mode: transmission with 2 toggle bits and 3 address bits, followed by 6 command bits (pulses are flashed)
- (b) modulated mode: transmission with reference time, 1 toggle bit and 3 address bits, followed by 6 command bits (pulses are modulated).




Figure 3: REMO Output Waveform

- (a) flashed pulse
- (b) modulated pulse { $t_{PW} = (5 \times t_M) + t_{MH}$ }.




Figure 4: Single Key - Stroke Sequence.

Debounce time : $t_{DB} = 4$ to 9 x T_O Start time : $t_{ST} = 5$ to 10 x T_O Minimum release time : $t_{REL} = T_O$.





Figure 5: Multiple Key-Stroke Sequence. Scan rate multiple key-stroke: t_{SM} = 8 to 10 x T_O.









REMOTE CONTROL TRANSMITTER

- FLASHED OR MODULATED TRANSMISSION
- 7 SUB-SYSTEM ADDRESSES
- UP TO 64 COMMANDS PER SUB-SYSTEM ADDRESS
- HIGH-CURRENT REMOTE OUTPUT AT V_{DD} = 6V (− I_{OH} = 80mA)
- LOW NUMBER OF ADDITIONAL COMPO-NENTS
- KEY RELEASE DETECTION BY TOGGLE BITS
- VERY LOW STAND-BY CURRENT (< 2μA)
- OPERATIONAL CURRENT < 1mA AT 6V SUP-PLY
- SUPPLY VOLTAGE RANGE 4 TO 11V
- CERAMIC RESONATOR CONTROLLED FRE-QUENCY (typ. 450kHz)



PIN CONNECTIONS




DESCRIPTION

The M3005AB1 transmitter IC is designed for infrared remote control systems. It has a total of 448 commands which are divided into 7 sub-system groups with 64 commands each. The sub-system code may be selected by a press button, a slider switch or hard wired.

The M3005AB1 generates the pattern for driving the output stage. These patterns are pulse distance coded. The pulses are infrared flashes or modulated. The transmission mode is defined in conjunction with the sub-system address. Modulated pulses allow receivers with narrow-band preamplifiers for improved noise rejection to be used. Flashed pulses require a wide-band preamplifier within the receiver.

BLOCK DIAGRAM



INPUTS AND OUTPUTS

Key matrix inputs and outputs (DRV0N to DRV6N and SEN0N to SEN6N).

The transmitter keyboard is arranged as a scanned matrix. The matrix consists of 7 driver outputs and 7 sense inputs as shown in fig. 1. The driver outputs DRV0N to DRV6N are open drain N-channel transistors and they are conductive in the stand-by mode. The 7 sense inputs (SEN0N to SEN6N) enable the generation of 56 command codes. With 2 external diodes all 64 commands are addressable. The sense inputs have P-channel pull-up transistors so that they are HIGH until they are pulled LOW by connecting them to an output via a key depression to initiate a code transmission.

ADDRESS MODE INPUT (ADRM)

The sub-system address and the transmission mode are defined by connecting the ADRM input to one or more driver outputs (DRV0N to DRV6N) of the key matrix. If more than one driver is connected to ADRM, they must be decoupled by diodes. This allows the definition of seven sub-system addresses as shown in table 3. If driver DRV6N is connected to ADRM, the data output

format of REMO is modulated or if not connected, flashed.

The ADRM input has switched pull-up and pull-down loads. In the stand-by mode only the pull-down device is active. Whether ADRM is open (sub-system address 0, flashed mode) or connected to the driver outputs, this input is LOW and will not cause unwanted dissipation. When the transmitter becomes active by pressing a key, the pull-down device is switched off and the pull-up device is switched on, so that the applied driver signals are sensed for the decoding of the sub-system address and the mode of transmission.

The arrangement of the sub-system address coding is such that only the driver DRVnM with the highest number (n) defines the sub-system address, e.g. if drivers DRV2N and DRV4N are connected to ADRM, only DRV4N will define the sub-system address. This option can be used in systems requiring more than one sub-system address. The transmitter may be hard-wired for sub-system address 2 by connecting DRV1N to ADRM. If now DRV3N is added to ADRM by a key or a switch, the transmitted sub-system address changes to 4. A change of the sub-system address will not start a transmision.

REMOTE CONTROL SIGNAL OUTPUT (REMO)

The REMO signal output stage is a push-pull type. In the HIGH state, a bipolar emitter-follower allows a high output current. The timing of the data output format is listed in tables 1 and 2. The information is defined by the distance t_b between the leading edges of the flashed pulses or the first edge of the modulated pulses (see fig. 3). The format of the output data is given in fig. 2 and 3. The data word starts with two toggle bits T1 and T0, followed by three bits for defining the sub-system address S2, S1 and S0, and six bits F, E, D, C, B and A which are defined by the selected key.

In the modulated transmission mode the first toggle bit is replaced by a constant reference time bit (REF). This can be used as a reference time for the decoding sequence. The toggle bits function is an indication for the decoder that the next instruction has to be considered as a new command. The codes for the sub-system address and the selected key are given in tables 3 and 4.

The REMO output is protected against "Lock-up", i.e. the length of an output pulse is limited to < 1 ms, even if the oscillator stops during an output pulse. This avoids the rapid discharge of the battery that would otherwise be caused by the continuous activation of the LED.

OSCILLATOR INPUT / OUTPUT (osci and osco)

The external components must be connected to these pins when using an oscillator with a ceramic resonator. The oscillator frequency may vary between 350kHz and 600kHz as defined by the resonator.

FUNCTIONAL DESCRIPTION

Keyboard operation.

In the stand-by mode all drivers (DRV0N to DRV6N) are on (low impedance to V_{SS}). Whenever a key is pressed, one or more of the sense inputs (SENnN) are tied to ground. This will start the power-up sequence. First the oscillator is activated and after the debounce time t_{DB} (see fig. 4) the output drivers (DRV0N to DRV6N) become active successively.

Within the first scan cycle the transmission mode, the applied sub-system address and the selected command code are sensed and loaded into an internal data latch.

In contrast to the command code, the sub-system is sensed only within the first scan cycle. If the applied sub-system address is changed while the command key is pressed, the transmitted sub-system address is not altered.

In a multiple key stroke sequence (see fig. 5) the command code is always altered in accordance with the sensed key.

MULTIPLE KEY-STROKE PROTECTION

The keyboard is protected against multiple keystrokes. If more than one key is pressed at the same time, the circuit will not generate a new output at REMO (see fig. 5). In case of a multiple key-stroke, the scan repetition rate is increased to detect the release of a key as soon as possible.

There are two restrictions caused by the special structure of the keyboard matrix:

- The keys switching to ground (code numbers 7, 15, 23, 31, 39, 47, 55 and 63) and the keys connected to SEN5N and SEN6N are not covered completely by the multiple key protection. If one sense input is switched to ground, further keys on the same sense line are ignored, i.e. the command code corresponding to "key to ground" is transmitted.
- SEN5N and SEN6N are not protected against multiple keystroke on the same driver line, because this condition has been used for the definition of additional codes (code number 56 to 63).

OUTPUT SEQUENCE (data format)

The output operation will start when the selected code is found. A burst of pulses, including the latched address and command codes, is generated at the output REMO as long as a key is pressed. The format of the output pulse train is given in fig. 2 and 3. The operation is terminated by releasing the key or if more than one key is pressed at the same time. Once a sequence is started, the transmitted data words will always be completed after the key is released.

The toggle bits T0 and T1 are incremented if the key is released for a minimum time $t_{\rm REL}$ (see fig. 4). The toggle bits remain unchanged within a multiple key-stroke sequence.

Table 1: Pulse Train Timing.

Mode	T _O (ms)	t _P (μs)	t _M (μs)	t _W (ms)
Flashed	2.53	8.8	-	121
Modulated	2.53	-	tosc	121

	Flash Mode	Carrier Mode	
fosc	455kHz	600kHz	
t₽	4 x tosc		Flashed Pulse Width
t _M		tosc	Modulation Period
N		8*	Number of Modulation Pulses
To	1152 x tosc	1536 x tOSC	Basic Unit of Pulse Distance
tw	55296 x tosc	73728 x tOSC	Word Distance

The following number of pulses may be selected by Metal option : N = 8, 12, 16.

Note: The different dividing ratio for To and tw between flash mode and carrier mode is obtained by changing the modulo of a particular divider from divide by 3 during flash mode to divide by 4 during carrier mode. This allows the use of a 600kHz ceramic resonator during carrier mode to obtain a better noise immunity for the receiver without a significant change in To and tw. For first samples, the correct divider ration is obtained by a metal mask option. For final parts, this is automatically done together with the selection of flash-/carrier mode.

Table 2: Pulse Train Separation (tb).

Code	t _b
Logic "0"	2 x T _O
Logic "1"	3 x T _O
Toggle Bit Time	2 x T _O or 3 x T _O

Table 3: Transmission Mode and Sub-system Adress Selection.

The sub-system address and the transmission mode are defined by connecting the ADRM input

to one or more driver outputs (DRV0N To DRV6N) of the key matrix. If more than one driver is connected to ADRM, they must be decoupled by diodes.

Mode	:	Sub-syste	m Adress	6			Drive	r DRVnN 1	for n =		
	#	S2	S1	S0	0	1	2	3	4	5	6
F	0	1	1	1							
L	1	0	0	0	0						
Α	2	0	0	1	X	0					
S	3	0	1	0	X	Х	0				
Н	4	0	1	1	X	X	Х	0			
E	5	1	0	0	X	X	X	X	0		
D	6	1	0	1	X	X	X	X	X	0	
М			-								
0	0	1	1	1							0
D	1	0	0	0	0						0
U	2	0	0	1	X	0					0
L	3	0	1	0	X	X	0				0
Α	4	0	1	1	X	Х	X	0			0
Т	5	1	0	0	X	Х	X	X	0		0
Ε	6	1	0	1	X	X	Х	X	X	0	0
D											

O = connected to ADRM blank = not connected to ADRM

X = don't care

Table 4: Key Codes.

Matrix	Matrix			Co	de			Matrix
Drive	Sense	F	Е	D	С	В	Α	Position
DRV0N	SEN0N	0	0	0	0	0	0	0
DRV1N	SEN0N	0	0	0	0	0	1	1
DRV2N	SENON	0	0	0	0	1 1	0	2
DRV3N	SENON	0	0	0	0	1	1	3
DRV4N	SEN0N	0	0	0	1	0	0	4
DRV5N	SEN0N	0	0	0	1 .	0	1	5
DRV6N	SENON	0	0	0	1	1	0	6
V _{SS}	SEN0N	0	0	0	1	1	1	7
V _{SS}	SEN1N	0	0	1	1	1	1	8 to 15
V _{SS}	SEN2N	0	1	0	1	1	1	16 to 23
V _{SS}	SEN3N	0	1	1	1	1	1	24 to 31
V _{SS}	SEN4N	1	0	0	1	1	1	32 to 39
V _{SS}	SEN5N	1	0	1	1	1	1	40 to 47
V _{SS}	SEN6N	1	1	0	1	1	1	48 to 55
V _{SS}	SEN5N and SEN6N	1	1	1	1	1	1	56 to 63

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage Range	- 0.3 to + 12	V
Vı	Input Voltage Range	- 0.3 to (V _{DD} + 0.3)	V
Vo	Output Voltage Range	- 0.3 to (V _{DD} + 0.3)	V
±Ι	D.C. Current into Any Input or Output	Max. 10	mA
- I (REMO) M	Peak REMO Output Current during 10μs, Duty Factor = 1%	Max. 300	mA
P _{tot}	Power Dissipation per Package for T _A = - 20 to + 70°C	Max. 200	mW
T _{stg}	Storage Temperature Range	- 55 to + 150	°C
T _A	Operating Ambient Temperature Range	- 20 to + 70	°C

ELECTRICAL CHARACTERISTICS

 $V_{SS} = 0V$, $T_A = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Test Conditions				Unit
V _{DD}	Supply Voltage	$T_A = 0 \text{ to} + 70^{\circ}\text{C}$	4		11	V	
I _{DD}	Supply Current	Active f _{OSC} = 455kHz REMO,Output unload	$V_{DD} = 6V$ $V_{DD} = 9V$		0.8 1.5	1.5 3	mA mA
		Inactive (stand-by mode)	$V_{DD} = 6V$ $V_{DD} = 9V$			2 2	μ Α μ Α
fosc	Oscill. Frequency	V _{DD} = 4 to 11V (cer resonator)		350		600	kHz

KEYBOARD MATRIX - Inputs SE0N to SEN6N

V_{IL}	Input Voltage Low	$V_{DD} = 4 \text{ to } 11V$		0.2 x V _{DD}	V	
V _{IH}	Input Voltage High	V _{DD} = 4 to 11V	0.8 x V _{DD}		V	
- I _I	Input Current	$V_{DD} = 4V, V_{I} = 0V$ $V_{DD} = 11V, V_{I} = 0V$	25 75	250 750	μ Α μ Α	
I _I	Input Leakage Current	$V_{DD} = 11V, V_1 = VDD$		1	μΑ	

KEYBOARD MATRIX - Outputs DRV0N to DRV6N

KE I DO	12 Million Calpate Bi		 			
Vol	Output Voltage "ON"	$V_{DD} = 4V, I_{O} = 0.1 \text{mA}$		0.3	V	
		$V_{DD} = 11V$, $I_O = 1mA$		0.5	V	
lo	Output Current "OFF"	V _{DD} = 11V, V _O = 11V		10	μΑ	

ELECTRICAL CHARACTERISTICS (continued)

 $V_{SS} = 0V$, $T_A = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
CONTROL	INPUT ADRM					
VIL	Input Voltage Low				0.2 x V _{DD}	V
V _{IH}	Input Voltage High		0.8 x V _{DD}			V
lıL	Input Current Low (switched P and N channel pull-up/pull down)	Pull-up Act. Oper. Condition, $V_{IN} = V_{SS}$ $V_{DD} = 4V$ $V_{DD} = 11V$	25 75		250 750	μ Α μ Α
I _{IH}	Input Current High (switched P and N channel pull-up/pull down) PUT REMO	Pull-down Act. Stand-by Cond., $V_{IN} = V_{DD}$ $V_{DD} = 4V$ $V_{DD} = 11V$	25 75		250 750	μ Α μ Α
- Іон	Output Current High	$V_{DD} = 6V, V_{OH} = 3V$ $V_{DD} = 9V, V_{OH} = 6V$	80 80			mA mA
loL	Output Current Low	$V_{DD} = 6V, V_{OL} = 0.2V$ $V_{DD} = 9V, V_{OL} = 0.1V$			0.6 0.6	mA mA
t _{MH} /tosc	Pulse Duty Cycle	During Carrier Mode	0.4	0.5	0.6	
tон	Pulse Length	V _{DD} = 6V, Oscill. Stopped			1	mS
OSCILLAT	OR					
l _l	Input Current	$V_{DD} = 6V$, OSC1 at V_{DD}	0.8		2.7	μA
Voh	Output Voltage high	$V_{DD} = 6V, -I_{OL} = 0.1 \text{mA}$			V _{DD} - 0.6	V
Vol	Output Voltage Low	$V_{DD} = 6V$, $I_{OH} = 0.1$ mA			0.6	V

Figure 1 : Typical Application.




Figure 2: Data Format of REMO Output




Figure 3: REMO Output Waveform

- (a) flashed pulse
- (b) modulated pulse




Figure 4 : Single Key - Stroke Sequence.

Debounce time : $t_{DB} = 4$ to 9 x To

Start time : $t_{ST} = 5$ to 10 x To

Minimum release time : $t_{REL} = T_O$.





Figure 5: Multiple Key-Stroke Sequence.

Scan rate multiple key-stroke: tsM = 8 to 10 x To.







M3005LAB1

REMOTE CONTROL TRANSMITTER

- FLASHED OR MODULATED TRANSMISSION
- 7 SUB-SYSTEM ADDRESSES
- UP TO 64 COMMANDS PER SUB-SYSTEM ADDRESS
- HIGH-CURRENT REMOTE OUTPUT AT VDD = 6V (- I_{OH} = 80mA)
- LOW NUMBER OF ADDITIONAL COMPONENTS
- KEY RELEASE DETECTION BY TOGGLE BITS
- VERY LOW STAND-BY CURRENT (< 2µA)
- OPERATIONAL CURRENT < 1mA AT 6V SUP-PLY
- SUPPLY VOLTAGE RANGE 2 TO 6.5V
- CERAMIC RESONATOR CONTROLLED FRE-QUENCY (typ. 450kHz)



PIN CONNECTIONS




DESCRIPTION

The M3005LAB1 transmitter IC is designed for infrared remote control systems. It has a total of 448 commands which are divided into 7 sub-system groups with 64 commands each. The sub-system code may be selected by a press button, a slider switch or hard wired.

The M3005LAB1 generates the pattern for driving the output stage. These patterns are pulse distance coded. The pulses are infrared flashes or modulated. The transmission mode is defined in conjunction with the sub-system address. Modulated pulses allow receivers with narrow-band preamplifiers for improved noise rejection to be used. Flashed pulses require a wide-band preamplifier within the receiver.

BLOCK DIAGRAM



INPUTS AND OUTPUTS

Key matrix inputs and outputs (DRV0N to DRV6N and SEN0N to SEN6N).

The transmitter keyboard is arranged as a scanned matrix. The matrix consists of 7 driver outputs and 7 sense inputs as shown in fig. 1. The driver outputs DRV0N to DRV6N are open drain N-channel transistors and they are conductive in the stand-by mode. The 7 sense inputs (SEN0N to SEN6N) enable the generation of 56 command codes. With 2 external diodes all 64 commands are addressable. The sense inputs have P-channel pull-up transistors so that they are HIGH until they are pulled LOW by connecting them to an output via a key depression to initiate a code transmission.

ADDRESS MODE INPUT (ADRM)

The sub-system address and the transmission mode are defined by connecting the ADRM input to one or more driver outputs (DRV0N to DRV6N) of the key matrix. If more than one driver is connected to ADRM, they must be decoupled by diodes. This allows the definition of seven sub-system addresses as shown in table 3. If driver DRV6N is connected to ADRM, the data output

format of REMO is modulated or if not connected, flashed.

The ADRM input has switched pull-up and pull-down loads. In the stand-by mode only the pull-down device is active. Whether ADRM is open (sub-system address 0, flashed mode) or connected to the driver outputs, this input is LOW and will not cause unwanted dissipation. When the transmitter becomes active by pressing a key, the pull-down device is switched off and the pull-up device is switched on, so that the applied driver signals are sensed for the decoding of the sub-system address and the mode of transmission.

The arrangement of the sub-system address coding is such that only the driver DRVnM with the highest number (n) defines the sub-system address, e.g. if drivers DRV2N and DRV4N are connected to ADRM, only DRV4N will define the sub-system address. This option can be used in systems requiring more than one sub-system address. The transmitter may be hard-wired for subsystem address 2 by connecting DRV1N to ADRM. If now DRV3N is added to ADRM by a key or a switch, the transmitted sub-system address changes to 4. A change of the sub-system address will not start a transmision.

REMOTE CONTROL SIGNAL OUTPUT (REMO)

The REMO signal output stage is a push-pull type. In the HIGH state, a bipolar emitter-follower allows a high output current. The timing of the data output format is listed in tables 1 and 2. The information is defined by the distance t_b between the leading edges of the flashed pulses or the first edge of the modulated pulses (see fig. 3). The format of the output data is given in fig. 2 and 3. The data word starts with two toggle bits T1 and T0, followed by three bits for defining the sub-system address S2, S1 and S0, and six bits F, E, D, C, B and A which are defined by the selected key.

In the modulated transmission mode the first toggle bit is replaced by a constant reference time bit (REF). This can be used as a reference time for the decoding sequence. The toggle bits function is an indication for the decoder that the next instruction has to be considered as a new command. The codes for the sub-system address and the selected key are given in tables 3 and 4.

The REMO output is protected against "Lock-up", i.e. the length of an output pulse is limited to < 1ms, even if the oscillator stops during an output pulse. This avoids the rapid discharge of the battery that would otherwise be caused by the continuous activation of the LED.

OSCILLATOR INPUT / OUTPUT (osci and osco)

The external components must be connected to these pins when using an oscillator with a ceramic resonator. The oscillator frequency may vary between 350kHz and 600kHz as defined by the resonator.

FUNCTIONAL DESCRIPTION

Keyboard operation.

In the stand-by mode all drivers (DRV0N to DRV6N) are on (low impedance to Vss). Whenever a key is pressed, one or more of the sense inputs (SENnN) are tied to ground. This will start the power-up sequence. First the oscillator is activated and after the debounce time t_{DB} (see fig. 4) the output drivers (DRV0N to DRV6N) become active successively.

Within the first scan cycle the transmission mode, the applied sub-system address and the selected command code are sensed and loaded into an internal data latch.

In contrast to the command code, the sub-system is sensed only within the first scan cycle. If the applied sub-system address is changed while the command key is pressed, the transmitted sub-system address is not altered.

In a multiple key stroke sequence (see fig. 5) the command code is always altered in accordance with the sensed key.

MULTIPLE KEY-STROKE PROTECTION

The keyboard is protected against multiple keystrokes. If more than one key is pressed at the same time, the circuit will not generate a new output at REMO (see fig. 5). In case of a multiple key-stroke, the scan repetition rate is increased to detect the release of a key as soon as possible.

There are two restrictions caused by the special structure of the keyboard matrix :

- The keys switching to ground (code numbers 7, 15, 23, 31, 39, 47, 55 and 63) and the keys connected to SEN5N and SEN6N are not covered completely by the multiple key protection. If one sense input is switched to ground, further keys on the same sense line are ignored, i.e. the command code corresponding to "key to ground" is transmitted.
- SEN5N and SEN6N are not protected against multiple keystroke on the same driver line, because this condition has been used for the definition of additional codes (code number 56 to 63).

OUTPUT SEQUENCE (data format)

The output operation will start when the selected code is found. A burst of pulses, including the latched address and command codes, is generated at the output REMO as long as a key is pressed. The format of the output pulse train is given in fig. 2 and 3. The operation is terminated by releasing the key or if more than one key is pressed at the same time. Once a sequence is started, the transmitted data words will always be completed after the key is released.

The toggle bits T0 and T1 are incremented if the key is released for a minimum time $t_{\rm REL}$ (see fig. 4). The toggle bits remain unchanged within a multiple key-stroke sequence.



Table 1: Pulse Train Timing.

Mode	Mode T _O (ms)		t _M (μs)	t _W (ms)
Flashed	2.53	8.8	-	121
Modulated	2.53	-	tosc	121

	Flash Mode	Carrier Mode	
fosc	455kHz	600kHz	
t _P	4 x tosc		Flashed Pulse Width
t _M	12 x tosc	tOSC	Modulation Period
N		8*	Number of Modulation Pulses
To	1152 x tosc	1536 x tOSC	Basic Unit of Pulse Distance
tw	55296 x tosc	73728 x tOSC	Word Distance

The following number of pulses may be selected by Metal option: N = 8, 12, 16.

Note: The different dividing ratio for To and tw between flash mode and carrier mode is obtained by changing the modulo of a particular divider from divide by 3 during flash mode to divide by 4 during carrier mode. This allows the use of a 600kHz ceramic resonator during carrier mode to obtain a better noise immunity for the receiver without a significant change in To and tw. For first samples, the correct divider ration is obtained by a metal mask option. For final parts, this is automatically done together with the selection of flash-/carrier mode.

Table 2: Pulse Train Separation (t_b).

Code	t _b
Logic "0"	2 x T _O
Logic "1"	3 x T _O
Toggle Bit Time	2 x T _O or 3 x T _O

Table 3 : Transmission Mode and Sub-system Adress Selection.

The sub-system address and the transmission mode are defined by connecting the ADRM input

to one or more driver outputs (DRV0N To DRV6N) of the key matrix. If more than one driver is connected to ADRM, they must be decoupled by diodes.

Mode	;	Sub-syste	m Adres	\$			Drive	r DRVnN 1	for n =	1=		
	#	S2	S1	S0	0	1	2	3	4	5	6	
F	0	1	1	1								
L	1	0	0	0	0							
Α	2	0	0	1	X	0					1	
S	3	0	1	0	X	Х	0					
Н	4	0	1	1	X	X	X	0				
Ε	5	1	0	0	X	X	X	X	0			
D	6	1	0	1	X	X	X	X	X	0		
М												
0	0	1	1	1							0	
D	1	0	0	0	0						0	
U	2	0	0	1	X	0					0	
L	3	0	1	0	X	X	0				0	
Α	4	0	1	1	X	X	X	0			0	
Т	5	1	0	0	X	X	X	X	0		0	
Ε	6	1	0	1	Х	X	X	X	X	0	0	
D												

O = connected to ADRM

blank = not connected to ADRM

X = don't care

Table 4: Key Codes.

Matrix	Matrix		_	Co	Matrix			
Drive	Sense	F	E	D	С	В	Α	Position
DRV0N	SEN0N	0	0	0	0	0	0	0
DRV1N	SEN0N	0	0	0	0	0	1	1
DRV2N	SEN0N	0	0	0	0	1	0	2
DRV3N	SEN0N	0	0	0	0	1	1	3
DRV4N	SEN0N	0	0	0	1	0	0	4
DRV5N	SEN0N	0	0	0	1	0	1	5
DRV6N	SEN0N	0	0	0	1	1	0	6
V _{SS}	SEN0N	0	0	0	1	1	1	7
V _{SS}	SEN1N	0	0	1	1	1	1	8 to 15
V _{SS}	SEN2N	0	1	0	1	1	1	16 to 23
V _{SS}	SEN3N	0	1	1	1	1	1	24 to 31
V_{SS}	SEN4N	1	0	0	1	1	1	32 to 39
V _{SS}	SEN5N	1	0	1	1	1	1	40 to 47
V _{SS}	SEN6N	1	1	0	1	1	1	48 to 55
V _{SS}	SEN5N and SEN6N	1	1	1	1	1	1	56 to 63

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage Range	- 0.3 to + 7	V
VI	Input Voltage Range	- 0.3 to (V _{DD} + 0.3)	V
Vo	Output Voltage Range	- 0.3 to (V _{DD} + 0.3)	V
±I	D.C. Current into Any Input or Output	Max. 10	mA
- I (REMO) M	Peak REMO Output Current during 10µs, Duty Factor = 1%	Max. 300	mA
P _{tot}	Power Dissipation per Package for T _A = - 20 to + 70°C	Max. 200	mW
T _{stg}	Storage Temperature Range	- 55 to + 150	°C
TA	Operating Ambient Temperature Range	- 20 to + 70	°C

ELECTRICAL CHARACTERISTICS

 $V_{SS} = 0V$, $T_A = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit	
V _{DD}	Supply Voltage	$T_A = 0 \text{ to} + 70^{\circ}\text{C}$		2		6.5	٧
I _{DD}	Supply Current	Active f _{OSC} = 455kHz REMO,Output unload	$V_{DD} = 3V$ $V_{DD} = 6V$		0.25 1.0	0.5 2	mA mA
		Inactive (stand-by mode)	$V_{DD}=6V$			2	μA
fosc	Oscill. Frequency	V _{DD} = 2 to 6.5V (cer resonator)		350		600	kHz

KEYBOARD MATRIX - Inputs SE0N to SEN6N

V_{IL}	Input Voltage Low	$V_{DD} = 2 \text{ to } 6.5 \text{V}$		0.3 x V _{DD}	V	l
V _{IH}	Input Voltage High	$V_{DD} = 2 \text{ to } 6.5 \text{V}$	0.7 x V _{DD}		٧	
- կ	Input Current	$V_{DD} = 2V, V_{I} = 0V$ $V_{DD} = 6.5V, V_{I} = 0V$	10 100	100 600	μA μA	
lı	Input Leakage Current	$V_{DD} = 6.5V$, $V_{I} = V_{DD}$		1	μА	1

KEYBOARD MATRIX - Outputs DRV0N to DRV6N

V _{OL}	Output Voltage "ON"	$V_{DD} = 2V$, $I_{O} = 0.25mA$ $V_{DD} = 6.5V$, $I_{O} = 2.5mA$	0.3 0.6	V
lo	Output Current "OFF"	$V_{DD} = 6.5V, V_{O} = 11V$	10	μΑ

ELECTRICAL CHARACTERISTICS (continued)

 $V_{SS} = 0V$, $T_A = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit				
CONTROL	CONTROL INPUT ADRM									
V _{IL}	Input Voltage Low				$0.3 \times V_{DD}$	V				
V _{IH}	Input Voltage High		0.7 x V _{DD}			V				
I _{IL}	Input Current Low (switched P and N channel pull-up/pull down)	Pull-up Act. Oper. Condition, $V_{IN} = V_{SS}$ $V_{DD} = 2V$ $V_{DD} = 6.5V$	10 100		100 600	μ Α μ Α				
Ін	Input Current High (switched P and N channel pull-up/pull down)	Pull-down Act. Stand-by Cond., $V_{IN} = V_{DD}$ $V_{DD} = 2V$ $V_{DD} = 6.5V$	10 100		100 600	μ Α μ Α				
	PUT REMO									
- Іон	Output Current High	$V_{DD} = 2V, V_{OH} = 0.8V$ $V_{DD} = 6.5V, V_{OH} = 5V$	60 80			mA mA				
loL	Output Current Low	$V_{DD} = 2V, V_{OL} = 0.4V$ $V_{DD} = 6.5V, V_{OL} = 0.4V$			0.6 0.6	mA mA				
t _{MH} /tosc	Pulse Duty Cycle	During Carrier Mode	0.4	0.5	0.6					
tон	Pulse Length	V _{DD} = 6.5V, Oscill. Stopped			1	mS				
OSCILLAT	OR									
h	Input Current	$V_{DD} = 2V$ $V_{DD} = 6.5V$, OSC1 at V_{DD}	5		5 7	μA μA				
V _{OH}	Output Voltage high	$V_{DD} = 6.5V, -I_{OL} = 0.1mA$	V _{DD} - 0.8			v				
V _{OL}	Output Voltage Low	$V_{DD} = 6.5V$, $I_{OH} = 0.1 \text{mA}$			0.7	٧				

Figure 1: Typical Application.




Figure 2: Data Format of REMO Output




Figure 3: REMO Output Waveform

- (a) flashed pulse
- (b) modulated pulse




Figure 4: Single Key - Stroke Sequence. Debounce time: $t_{DB} = 4 to 9 x T_{O}$ Start time: tsT = 5 to $10 \times To$ Minimum release time: $t_{REI} = T_{O}$.





Figure 5: Multiple Key-Stroke Sequence. Scan rate multiple key-stroke: t_{SM} = 8 to 10 x T_O.






M3006LAB1

REMOTE CONTROL TRANSMITTER

ADVANCE DATA

- FLASHED OR MODULATED TRANSMISSION
- 5 SUB-SYSTEM ADDRESSES
- UP TO 36 COMMANDS PER SUB-SYSTEM ADDRESS
- HIGH-CURRENT REMOTE OUTPUT AT V_{DD} = 6V (- I_{OH} = 120mA)
- LOW NUMBER OF ADDITIONAL COMPONENTS
- KEY RELEASE DETECTION BY TOGGLE BITS
- VERY LOW STAND-BY CURRENT (< 2µA)
- OPERATIONAL CURRENT < 1mA AT 6V SUP-PLY
- SUPPLY VOLTAGE RANGE 2 TO 6.5V
- CERAMIC RESONATOR CONTROLLED FRE-QUENCY (typ. 450kHz)
- ENCAPSULATION: 16-LEAD PLASTIC DIL




DESCRIPTION

The M3006LAB1 transmitter IC is designed for infrared remote control systems. It has a total of 180 commands which are divided into 5 sub-system groups with 36 commands each. The sub-system code may be selected by a press button, a slider switch or hard wired.


The M3006LAB1 generates the pattern for driving the output stage. These patterns are pulse distance coded. The pulses are infrared flashes or modulated. The transmission mode is defined in conjunction with the sub-system address. Modulated pulses allow receivers with narrow-band preamplifiers for improved noise rejection to be used. Flashed pulses require a wide-band preamplifier within the receiver.

PIN CONNECTIONS



November 1990

BLOCK DIAGRAM



INPUTS AND OUTPUTS

Key matrix inputs and outputs (DRV0N to DRV6N and SEN0N to SEN6N).

The transmitter keyboard is arranged as a scanned matrix. The matrix consists of 5 driver outputs and 5 sense inputs as shown in fig. 1. The driver outputs DRVON to DRV6N are open drain N-channel transistors and they are conductive in the stand-by mode. The 5 sense inputs (SEN0N to SEN6N) enable the generation of 30 command codes. With 2 external diodes all 36 commands are addressable. The sense inputs have P-channel pull-up transistors so that they are HIGH until they are pulled LOW by connecting them to an output via a key depression to initiate a code transmission.

ADRESS MODE INPUT (ADRM)

The sub-system address and the transmission mode are defined by connecting the ADRM input to one or more driver outputs (DRVON to DRV6N) of the key matrix. If more than one driver is connected to ADRM, they must be decoupled by diodes. This allows the definition of five sub-system addresses as shown in table 3. If driver DRV6N is

REMO is modulated or if not connected, flashed. The ADRM input has switched pull-up and pull-down loads. In the stand-by mode, only the pull-down device is active. Whether ADRM is open (out a contract of the pull-down device).

connected to ADRM, the data output format of

(sub-system address 0, flashed mode) or connected to the driver outputs, this input is LOW and will not cause unwanted dissipation. When the transmitter becomes active by pressing a key, the pull-down device is switched off and the pull-up device is switched on, so that the applied driver signals are sensed for the decoding of the sub-system address and the mode of transmission.

The arrangement of the sub-system address coding is such that only the driver DRVnN with the highest number (n) defines the sub-system address, e.g. if drivers DRV1N and DRV4N are connected to ADRM, only DRV4N will define the sub-system address. This option can be used in systems requiring more than one sub-system address. The transmitter may be hard-wired for sub-system address 2 by connecting DRV1N to ADRM. If now DRV4N is added to ADRM by a key or a switch, the transmitted sub-system address changes to 5. A change of the sub-system address will not start a transmission.

REMOTE CONTROL SIGNAL OUTPUT (REMO)

The REMO signal output stage is a push-pull type. In the HIGH state, a bipolar emitter-follower allows a high output current. The timing of the data output format is listed in tables 1 and 2. The information is defined by the distance $t_{\rm b}$ between the leading edges of the flashed pulses or the first edge of the modulated pulses (see fig. 3). The format of the output data is given in fig. 2 and 3. The data word starts with two toggle bits T1 and T0, followed by three bits for defining the sub-system address S2, S1 and S0, and six bits F, E, D, C, B and A which are defined by the selected key.

In the modulated transmission mode the first toggle bit is replaced by a constant reference time bit (REF). This can be used as a reference time for the decoding sequence. The toggle bits function as an indication for the decoder that the next instruction has to be considered as a new command. The codes for the sub-system address and the selected key are given in tables 3 and 4.

The REMO output is protected against "Lock-up", i.e. the length of an output pulse is limited to < 1msec, even if the oscillator stops during an output pulse. This avoids the rapid discharge of the battery that would otherwise be caused by the continuous activation of the LED.

OSCILLATOR INPUT/OUTPUT (osci and osco)

The external components must be connected to these pins when using an oscillator with a ceramic resonator. The oscillator frequency may vary between 350kHz and 600kHz as defined by the resonator.

FUNCTIONAL DESCRIPTION

Keyboard operation.

In the stand-by mode all drivers (DRV0N to DRV6N) are on (low impedance to V_{SS}). Whenever a key is pressed, one or more of the sense inputs (SENnN) are tied to ground. This will start the power-up sequence. First the oscillator is activated and after the debounce time t_{DB} (see fig. 4) the output drivers (DRV0N to DRV6N) become active successively).

Within the first scan cycle the transmission mode, the applied sub-system address and the selected command code are sensed and loaded into an internal data latch. In contrast to the command code, the sub-system is sensed only within the first scan cycle. If the applied sub-system address is changed while the command key is pressed, the transmitted sub-system address is not altered.

In a multiple key stroke sequence (see fig. 5) the command code is always altered in accordance with the sensed key.

MULTIPLE KEY-STROKE PROTECTION

The keyboard is protected against multiple keystrokes. If more than one key is pressed at the same time, the circuit will not generate a new output at REMO (see fig. 5). In case of a multiple key-stroke, the scan repetition rate is increased to detect the release of a key as soon as possible.

There are two restrictions caused by the special structure of the keyboard matrix:

- The keys switching to ground (code numbers 5, 11, 17, 23, 29 and 35) and the keys connected to SEN5N and SEN6N are not covered completely by the multiple key protection. If one sense input is switched to ground, further keys on the same sense line are ignored, i.e. the command code corresponding to "key to ground" is transmitted.
- SEN5N and SEN6N are not protected against multiple keystroke on the same driver line, because this condition has been used for the definition of additional codes (code number 30 to 35).

OUTPUT SEQUENCE (data format)

The output operation will start when the selected code is found. A burst of pulses, including the latched address and command codes, is generated at the output REMO as long as a key is pressed. The format of the output pulse train is given in fig. 2 and 3. The operation is terminated by releasing the key or if more than one key is pressed at the same time. Once a sequence is started, the transmitted data words will always be completed after the key is released.

The toggle bits T0 and T1 are incremented if the key is released for a minimum time $t_{\rm REL}$ (see fig. 4). The toggle bits remain unchanged within a multiple key-stroke sequence.



Table 1: Pulse Train Timing.

Mode	T _O (ms)	t _P (μs)	t _M (μs)	t _{ML} (μs)	tмн (μs)	t _W (ms)
Flashed	2.53	8.8	-	-	-	121
Modulated	2.53	-	26.4	17.6	8.8	121

fosc	455kHz	t _{OSC} = 2.2μs
t _P	4 x tosc	Flashed Pulse Width
t _M	12 x tosc	Modulation Period
t _{ML}	8 x t _{OSC}	Modulation Period LOW
t _{MH}	4 x tosc	Modulation Period HIGH
To	1152 x tosc	Basic Unit of Pulse Distance
tw	55296 x tosc	Word Distance

Table 2: Pulse Train Separation (tb).

Code	to
Logic "0"	2 x T _O
Logic "1"	3 x T _O
Toggle Bit Time	2 x T _O or 3 x T _O
Reference Time	3 x T _O

Table 3 : Transmission Mode and Sub-system Adress Selection.

The sub-system address and the transmission mode are defined by connecting the ADRM input

to one or more driver outputs (DRV0N To DRV6N) of the key matrix. If more than one driver is connected to ADRM, they must be decoupled by diodes.

Mode	Sub-system Adress			Driver DRVnN for n =					
	#	S2	S1	S0	0	1	4	5	6
F									
L	0	1	1	1					
Α	1	0	0	0	0				
S	2	0	0	1	X	0			
Н	5	1 1	0	0	X	X	0		
E	6	1	0	1	X	X	X	0	
D									
M									
0									
D	0	1	1	1					0
U	1	0	0	0	0				0
L	2	0	0	1	X	0			0
A	5	1 1	0	0	X	X	0		0
Т	6	1	0	1	X	X	X	0	0
E	ĺ	ļ							
D									

O = connected to ADRM blank = not connected to ADRM

X = don't care

Table 4: Key Codes.

Matrix	Matrix		Code		Matrix			
Drive	Sense	F	E	D	С	В	Α	Position
DRV0N	SEN0N	0	0	0	0	0	0	0
DRV1N	SEN0N	0	0	0	0	0	1	1
DRV4N	SEN0N	0	0	0	1	0	0	2
DRV5N	SEN0N	0	0	0	1	0	1	3
DRV6N	SEN0N	0	0	. 0	1	1	0	4
V _{SS}	SEN0N	0	0	0	1	1	1	5
V _{SS}	SEN1N	0	0	1	1	1	1	6 to 11
V _{SS}	SEN2N	0	1	0	1	1	1	12 to 17
V _{SS}	SEN5N	1	0	1	1	1	1	18 to 23
Vss	SEN6N	1	1	0	1	1	1	24 to 29
Vss	SEN5N and SEN6N	1	1	1	1	1	1	30 to 35

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DD}	Supply Voltage Range	- 0.3 to + 7	V
Vı	Input Voltage Range	- 0.3 to (V _{DD} + 0.3)	V
Vo	Output Voltage Range	- 0.3 to (V _{DD} + 0.3)	V
±Ι	D.C. Current into Any Input or Output	Max. 10	mA
- I (REMO) M	Peak REMO Output Current during 10µs, Duty Factor = 1%	Max. 300	mA
P _{tot}	Power Dissipation per Package for T _A = - 20 to + 70°C	Max. 200	mW
T _{stg}	Storage Temperature Range	- 55 to + 125	°C
TA	Operating Ambient Temperature Range	- 20 to + 70	°C

ELECTRICAL CHARACTERISTICS

 $V_{SS} = 0V$, $T_A = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit	
V _{DD}	Supply Voltage	$T_A = 0 \text{ to} + 70^{\circ}\text{C}$		2		6.5	V
l _{DD}	Supply Current	Active f _{OSC} = 455kHz REMO,Output unload	$V_{DD} = 3V$ $V_{DD} = 6V$		0.25 1.0		mA mA
		Inactive (stand-by mode)	$V_{DD} = 6V$			4	μА
fosc	Oscill. Frequency	V _{DD} = 2 to 6.5V (cer resonato	r)	350		600	kHz

KEYBOARD MATRIX - Inputs SE0N to SEN6N

V_{IL}	Input Voltage Low	V _{DD} = 2 to 6.5V		0.3 x V _{DD}	V
VIH	Input Voltage High	V _{DD} = 2 to 6.5V	0.7 x V _{DD}		V
- I _I	Input Current	$V_{DD} = 2V, V_{I} = 0V$ $V_{DD} = 6.5V, V_{I} = 0V$	10 100	100 600	μ Α μ Α
lı	Input Leakage Current	$V_{DD} = 6.5V$, $V_{I} = VDD$		1	μΑ

KEYBOARD MATRIX - Outputs DRV0N to DRV6N

Vol	Output Voltage "ON"	$V_{DD} = 2V, I_{O} = 0.1 \text{mA}$ $V_{DD} = 6.5V, I_{O} = 1 \text{mA}$		0.3 0.6	V V_	
lo	Output Current "OFF"	$V_{DD} = 6.5V, V_O = 6.5V$		10	μА	

ELECTRICAL CHARACTERISTICS (continued)

 $V_{SS} = 0V$, $T_A = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
KEYBOAR	RD MATRIX - Control Input A	DRM				
VIL	Input Voltage Low				0.3 x V _{DD}	V
V _{IH}	Input Voltage High		0.7 x V _{DD}			V
Iı∟	Input Current Low (switched P and N channel pull-up/pull down)	Pull-up Act. Oper. Condition, $V_{IN} = V_{SS}$ $V_{DD} = 2V$ $V_{DD} = 6.5V$	10 100		100 600	μ Α μ Α
l _{IH}	Input Current High (switched P and N channel pull-up/pull down)	$ \begin{aligned} & \text{Pull-down Act. Stand-by Cond.,} V_{IN} = V_{DD} \\ & V_{DD} = 2V \\ & V_{DD} = 6.5V \end{aligned} $	10 100		100 600	μ Α μ Α
KEYBOAF	RD MATRIX - Data Output RE	EMO				
V _{OH}	Output Voltage High	$V_{DD} = 2V, -I_{OH} = 60mA$ $V_{DD} = 6.5V, -I_{OH} = 60mA$	0.8 5.0			V V
V _{OL}	Output Voltage Low	$V_{DD} = 2V$, $I_{OL} = 0.3mA$ $V_{DD} = 6.5V$, $I_{OL} = 0.3mA$			0.4 0.4	V
toH	Pulse Length	V _{DD} = 6.5V, Oscill. Stopped			1	ms
KEYBOAF	RD MATRIX -Oscillator					
f _l	Input Current	V_{DD} = 2V, OSC1 at V_{DD} V_{DD} = 6.5V, OSC1 at V_{DD}	5.0		5.0 7.0	μ Α μ Α
V _{OH}	Output Voltage high	V _{DD} = 6.5V, - I _{OL} = 0.1mA	V _{DD} - 0.8			٧
V _{OL}	Output Voltage Low	V _{DD} = 6.5V, I _{OH} = 0.1mA			0.7	٧

Figure 1 : Typical Application.




Figure 2: Data Format of REMO Output; REF = Reference Time; T0 and T1 = Toggle bits; S0, S1 and S2 = System address; A, B, C, D, E and F = Command bits.

- (a) flashed mode: transmission with 2 toggle bits and 3 address bits, followed by 6 command bits (pulses are flashed)
- (b) modulated mode: transmission with reference time, 1 toggle bit and 3 address bits, followed by 6 command bits (pulses are modulated).





Figure 3: REMO Output Waveform

- (a) flashed pulse
- (b) modulated pulse { $t_{PW} = (5 \times t_{M}) + t_{MH}$)}.







Figure 5: Multiple Key-Stroke Sequence. Scan rate multiple key-stroke: t_{SM} = 8 to 10 x T_O.







REMOTE CONTROL ENCODER/DECODER CIRCUITS


- M145026 ENCODER
- M145027/M145028 DECODERS
- MAY BE ADDRESSED IN EITHER BINARY OR TRINARY
- TRINARY ADDRESSING MAXIMIZES NUMBER OF CODES
- INTERFACES WITH RF, ULTRASONIC, OR IN-FRARED TRANSMISSION MEDIAS
- DOUBLE TRANSMISSIONS FOR ERROR CHECKING
- 4.5V TO 18V OPERATION
- ON-CHIP R/C OSCILLATOR, NO CRYSTAL REQUIRED
- HIGH EXTERNAL COMPONENT TOLER-ANCE. CAN USE 5% COMPONENTS
- STANDARD CMOS B-SERIES INPUT AND OUTPUT CHARACTERISTICS
- APPLICATIONS INCLUDE GARAGE DOOR OPENERS, REMOTE CONTROLLED TOYS, SECURITY MONITORING, ANTITHEFT SYS-TEMS, LOW END DATA TRANSMISSIONS WIRE LESS TELEPHONES

DESCRIPTION

The M145026 encodes nine bits of information and serially transmits this information upon receipt of a transmit enable, TE, (active low) signal. Nine inputs may be encoded with trinary data (0,1, open) to allow 3⁹ (19.683) different codes.

Two decoders are presently available. Both use the same transmitter - the M145026. The decoders will receive the 9-bit word and will interpret some of the bits as address codes and some as data. The M145027 interprets the first five transmitted bits as address and the last four bits as data. The M145028 treats all nine bits as address. If no errors are received, the M145027 outputs the four data bits when the transmitter sends address codes that match that of the receiver. A valid transmission output goes high on both decoders when they recognize an address that matches that of the decoder. Other receivers can be produced with different address/data ratios.

All the devices are available in 16 lead plastic package. The M145026 is available in SO16 plastic package (narrow) and the M145028 is available in SO16 plastic package (large).




DIP16 (0.25") (Plastic package)

ORDER CODES: M145026B1 M145027B1 M145028 B1



SO16 Narrow (0.15") (Plastic package)


ORDER CODE: M145026D



SO16 Large (0.3") (Plastic package)

ORDER CODE: M145028D

PIN CONNECTIONS



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage	- 0.5 to + 18	V
VI	Input Voltage, All Inputs	- 0.5 to V _{DD} + 0.5	V
l _l	DC Current Drain Per Pin	10	mA
T _{stg}	Storage Temperature Range	- 65 to + 150	°C
Top	Operating Temperature Range	- 40 to + 85	°C

Stresses above those listed under "Absolute Maximum Ratings" may causes permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

SWITCHING CHARACTERISTICS ($C_L = 50 \text{ pF}, T_{amb} = 25 \text{ }^{\circ}\text{C}$)

Symbol	Parameter	V _{DD}	Min.	Тур.	Max.	Unit
tTLH	Output Rise and Fall Time	5	_	100	200	
t _{THL}		10 15		50 40	100 80	ns
t _{TLH}	Data in Rise and Fall Time (M145027, M145028)	5	_	_	15	
t _{THL}		10	-	-	15	μs
		15	_	_	15	
f _{CL}	Encoder Clock Frequency	5	0	_	2	
		10	0	-	5	MHz
		15	0	-	5	
fcL	Maximum Decoder Frequency	5	_	_	240	
	(referenced to encoder clock) (see figure 9)	10	_	_	410	kHz
	, , , , , , , , , , , , , , , , , , , ,	15	-	-	450	
t _{WL}	TE Pulse Width	5	65	_		
		10	30		_	ns
		15	20	_		
	System Propagation Delay	_	_	182	_	Clock
	(TE to valid transmission)					Cycles
	Tolerance on Timing Components					
	$(\Delta RTC + \Delta CTC + \Delta R1 + \Delta C1)$	-	-	-	± 25	%
	$(\Delta R2 + \Delta C2)$	-	-	_	± 25	

ELECTRICAL CHARACTERISTICS

0	D	V _{DD}	- 4	0 °C		25 °C		+ 8	5 °C	
Symbol	Parameter	٧	Min.	Max.	Min.	Тур.	Max.	Min.	Max.	Unit
V _{OL}	Output Voltage $V_1 = V_{DD}$ or 0 "0" Level	5 10 15	_ _ _	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	٧
V _{OH}	$V_{I} = 0$ or V_{DD} "1" Level	5 10 15	4.95 9.95 14.95	_ _ _	4.95 9.95 14.95	5 10 15	_ _ _	4.95 9.95 14.95	- - -	V
V _{IL}	Input Voltage $(V_O = 4.5 \text{ or } 0.5 \text{ V})$ $(V_O = 0.9 \text{ or } 1 \text{ V})$ "0" Level $(V_O = 13.5 \text{ or } 1.5 \text{ V})$	5 10 15	- - -	1.5 3 4	_ _ _	2.25 4.50 6.25	1.5 3 4	_ _ _	1.5 3 4	V
V _{IH}	$(V_O = 0.5 \text{ or } 4.5 \text{ V})$ $(V_O = 1.0 \text{ or } 9 \text{ V})$ "1" Level $(V_O = 1.5 \text{ or } 13.5 \text{ V})$	5 10 15	3.5 7 11	- - -	3.5 7 11	2.75 5.50 8.25	_ _ _	3.5 7 11	- - -	V
I _{OH}	Output Drive Current $ \begin{aligned} &(V_{OH}=2.5\ V)\\ &(V_{OH}=4.6\ V)\\ &(V_{OH}=9.5\ V) \end{aligned} \qquad \text{Source} \\ &(V_{OH}=13.5\ V)$	5 5 10 15	- 2.5 - 0.52 - 1.3 - 3.6	_ _ _ _	- 2.1 - 0.44 - 1.1 - 3	- 4.2 - 0.88 - 2.25 - 8.8	- - -	- 1.7 - 0.36 - 0.9 - 2.4	- - -	mA
loL	$(V_{OL} = 0.4 \text{ V})$ $(V_{OL} = 0.5 \text{ V})$ $(V_{OL} = 1.5 \text{ V})$ Sink	5 10 15	0.52 1.3 3.6	_ _ _	0.44 1.1 3	0.88 2.25 8.8	_ _ _	0.36 0.9 2.4	- -	mA
I _I	Input Current TE (M145026, pull up device)	5 10 15	- -	- - -	3 16 35	4 20 45	7 26 55		- -	μΑ
ļi	Input Current RS (M145026) Data In (M145027, M145028)	15		± 0.3	_	± 0.00001	± 0.3	-	± 1.0	μА
Ιι	Input Current A1/D1-A9/D9 (M145026) A1-A5 (M145027) A1-A9 (M145028)	5 10 15	- - -	<u>-</u> -	- - -	± 55 ± 300 ± 650	± 80 ± 340 ± 725	-		μА
Cı	Input Capacitance (V _I = 0)	-	-	_	-	5	7.5	_	-	рF
I _{DD}	Quiescent Current- M145026	5 10 15		- - -	- - -	0.0050 0.0100 0.0150	0.10 0.20 0.30	- - -		μΑ
I _{DD}	Quiescent Current M145027, M145028	5 10 15		- - -	- - -	30 60 90	50 100 150	- - -	- -	μΑ
Ι _Τ	Total Supply Current M145026 (f _{CL} = 20 kHz)	5 10 15		- - -		100 200 300	200 400 600	_ _ _	- - -	μΑ
Ι _Τ	Total Supply Current M145027,M145028 (f _{CL} = 20 kHz)	5 10 15	-	- - -	-	200 400 600	400 800 1200	_ _ _	- - -	μА

OPERATING CHARACTERISTICS

M145026

The encoder will serially transmit nine bits of trinary data as defined by the state of the A1/D1-A9/D9 input pins. These pins can be in either of three states (0,1, open) allowing 3^9 = 19683 possible codes. The transmit sequence will be initiated by a low level of the TE input pin. Each time the TE input is forced low the encoder will output two identical data words. This redundant information is used by the receiver to reduce errors. If the TE input is kept low, the encoder will continuously transmit the data words. The transmitted words are self-completing (two words will be transmitted for each TE pulse).

Each transmitted data bit is encoded into two data pulses. A logic zero will be encoded as two consecutive short pulses, a logic one by two consecutive long pulses, and an open as a long pulse followed by a short pulse. The input state is determined by using a weak output device to try to force each input first low, then high. If only a high state results from the two tests, the input is assumed to be hard wired to $V_{\rm DD}$. If only a low state is obtained, the input is assumed to be hard wired to Vas. If both a high and a low can be forced at an input, it is assumed to be open and is encoded as such.

The transmit sequence is enabled by a logic zero on the TE input. This input has an internal pullup device so that a simple switch may be used to force the input low. While TE is high the encoder is completely disabled, the oscillator is inhibited and the current drain is reduced to quiescent current. When TE is brought low, the oscillator is started, and an internal reset is generated to initialize the transmit sequence. Each input is then sequentially selected and a determination is made as to input logic state. This information is serially transmitted via the Data Out output pin.

M145027

The decoder will receive the serial data from the encoder, check it for errors and output data if valid. The transmitted data consisting of two identical data words is examined bit by bit as it is received. The first five bits are assumed to be address bits and must

be encoded to match the address inputs at the receiver. If the address bits match, the next four (data) bits are stored and compared to the last valid data stored, if this data matches, the VT pin will go high on the 2nd rising edge of the 9th bit of the first word. Between the two data words no signal is sent for three data bit times. As the second encoded word is received, the address must again match, and if it does, the data bits are checked against the previously stored data bits. If the two words of data (four bits each) match, the data is transferred to the output data latches and will remain until new data replaces it. At the same time, the Valid Transmission output pin is brought high and will remain high until an error is received or until no input signal is received for four data bit times.

Although the address information is encoded in trinary fashion, the data information must be either a one or a zero. A trinary (open) will be decoded as a logic one.

M145028

This receiver operates in the same manner as the M145027 except that nine address bits are used and no data output is available. The Valid Transmission output is used to indicate that a valid signal has been received.

Although address information normally is encoded in trinary, the designer should be aware that, for the M145028, the ninth address bit (A9) must be either a one or a zero. This part, therefore, can accept only 2 x 3^8 = 13.122 different codes. A trinary (open) A9 will be interpreted as a logic 1. However if the transmitter sends a trinary (or logic 1) and the receiver address is a logic 1 (or trinary) respectively, the valid transmission output will be shortened to the R1 x C1 time constant.

DOUBLE TRANSMISSION DECODING

Although the encoder sends two words fo error checking, a decoder does not necessarily wait for two transmitted words to be received before issuing a valid transmission output. Refer to the flowcharts in Figure 7 and 8.

Figure 1: Encoder Block Diagram M145026.




Figure 2: Decoder Block Diagram M145027.





Figure 3: Decoder Block Diagram M145028.



PIN DESCRIPTION

M145026 ENCODER

A1/D1-A9/D9. These inputs will be encoded and the data serially output form the encoder.

Vss. The most negative supply (usually ground).

RS, CTC, RTC. These pins are part of the oscillator section of the encoder. If an external signal source is used instead of the internal oscillator it should be connected to the RS input and the RTC and CTC pins should be left open.

TE. This Transmit-Enable (active low) input will initiate transmission when forced low. A pullup device will keep this input high normally.

DATA OUT. This is the output of the encoder that will present the serially encoded signals.

V_{DD}. The most positive supply.

M145027/M145028 DECODERS

A1-A5 (M145027) / A1-A9 (M145028). These are the address inputs that must match the encoder inputs A1/D1-A5/D5 in the case of M145027 or A1/D1-A0/D9 in the case of M145028, in order for the decoder to output data.

D6-D9 (M145027). These outputs will give the information that is presented to the encoder inputs A6/D6-A9/D9.

Note: Only binary data will be acknowledged, a trinary open will be decoded as logic one.

R1, C1. These pins accept a resistor and capacitor that are used to determine whether a narrow pulse or a wide pulse has been encoded. The time constant R1 x C1 should be set to 1.72 transmit clock periods. R1C1 = 3.95 RTC x CTC.

R2/C2. This pin accepts a resistor to V_{SS} and a capacitor to V_{SS} that are used to detect both the end of an encoded word and the end of transmission. The time constant R2 x C2 should be 33.5 transmit clock periods (four data bit periods). This time constant is used to determine that the Data In input has remained low for four data bit times (end of transmission). A separate comparator looks at a voltage equivalent two data bit times (0.4 R2C2) to detect the dead time between transmitted words. R2C2 = $77 \times RTC \times CTC$.

VALID TRANSMISSION, VT. This output will go high when the following conditions are satisfied:


- the transmitted address matches the receiver address, and
- 2. the transmitted data matches the last valid data received (M145028 only).

VT will remain high until either a mismatch is received, or no input signal is received for four data data bit times.

V_{DD}. The most positive supply.

Vss. The most negative supply (usually ground).

Figure 4: Encoder Oscillator Information.



The value for RS should be chosen to be about 2 times RTC. This range will ensure that current through RS is insignificant compared to current through RTC. The upper limit for RS must ensure that RS x 5 pF (input capacitance) is small compared

This oscillator will operate at a frequency determined by the external RC network; i.e..

$$f \approx \frac{1}{2.3 \cdot RTC \cdot CTC} (Hz)$$

for 1 kHz \leq f \leq 400 kHz

where: CTC = CTC + C layout + 12 pF

RS ≈ 2 RTC RS ≥ 20 k

RTC ≥ 10 k

400 pF < CTC < μ F

to RTC x CTC.For frequencies outside the indicated range, the formula will be less accurate. The actual oscillation range of this circuit is from less than 1 Hz to over 1 MHz.

Figure 5: Encoder/Decoder Timing Diagram.




Figure 6: Encoder Data Waveforms (M145026).




Figure 7: M145027 Flowchart.




Figure 8: M145028 Flowchart.




Figure 9: M145027/M145028 (f_{max} vs. C_{layout}).





Figure 10: Typical Application.



EXAMPLE R/C VALUES (all resistors and capacitors are \pm 5 %)

(CTC' = CTC + 20 pF)

f _{OSC} (kHz)	RTC	CTC'	RS	R1	C1	R2	C2
362	10 k	120 pF	20 k	10 k	470 pF	100 k	910 pF
181	10 k	240 pF	20 k	10 k	910 pF	100 k	1800 pF
88.7	10 k	490 pF	20 k	10 k	2000 pF	100 k	3900 pF
42.6	10 k	1020 pF	20 k	10 k	3900 pF	100 k	7500 pF
21.5	10 k	2020 pF	20 k	10 k	8200 pF	100 k	0.015 μF
8.53	10 k	5100 pF	20 k	10 k	0.02 µF	200 k	0.02 μF
1.71	50 k	5100 pF	100 k	50 k	0.02 µF	200 k	0.1 μF





7W AUDIO AMPLIFIER

NOT FOR NEW DESIGN

The TBS810P is an improvement of TBA810S.

It offers:

- Higher output power (R $_{L}$ = 4 Ω and 2 Ω)
- Low noise
- Polarity inversion protection
- Fortuitous open ground protection
- High supply voltage rejection (40dB min.)

The TBA810P is a monolithic integrated circuit in a 12-lead quad in-line plastic package, intended for use as a low frequency class B amplifier.

The TBA810P provides 7W output power at $16V/4\Omega$: 7W at $14.4/2\Omega$.

It gives high output current (up to 3A), high efficiency (75% at 60W output) very low harmonic and crossover distortion. The circuit is provided with a thermal limiting circuit and can withstand a short-circuit on the load for supply voltages up to 15V.




Findip

ORDER CODE: TBA810P


ABSOLUTE MAXIMUM RATINGS

V_s	Supply voltage	20	V
l _o	Output peak current (non repetitive)	4	Α
l _o	Output peak current (repetitive)	3	Α
P_{tot}	Power dissipation at T _{amb} ≤ 80°C	1	W
	$T_{tab} \leq 90^{\circ}C$	5	W
T_{stg}, T_{j}	Storage and junction temperature	-40 to 150	°C


TEST AND APPLICATION CIRCUIT



(Top view)



SCHEMATIC DIAGRAM



THERMAL DATA

		r		
R _{th j-tab}	Thermal resistance junction-tab	max	12	°C/W
R _{th j-amb}	Thermal resistance junction-ambient	max	70*	°C/W

^{*} Obtained with tabs soldered to printed circuit with minimized copper area

ELECTRICAL CHARACTERISTICS (Refer to the test circuit; $V_s = 14.4V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply voltage (pin 1)		4		20	V
Vo	Quiescent output voltage (pin 2)		6.4	7.2	8	· V
l _d	Quiescent drain current			12	20	mA
l _b	Input bias current			0.4		μΑ
Po	Output power	$d = 10\% \qquad f = 1 \text{KHz}$ $R_{\perp} = 4\Omega$ $R_{\perp} = 2\Omega$	5.5 5.5	6 7		W
Vi (rms)	Input saturation voltage		220			mV
Ri	Input resistance (pin 8)			5		МΩ
В	Frequency response (-3dB)	$R_L = 4\Omega/2\Omega$ $C_3 = 820pF$ $C_3 = 150pF$	40 to 20,000 40 to 10,000			Hz Hz
d	Distortion	$P_o = 50$ mW to 2.5W $R_L = 4\Omega/2\Omega$ f = 1KHz		0.3		%
G _v	Voltage gain (open loop)	$R_L = 4\Omega$ f = 1KHz		80		dB
G _v	Voltage gain (closed loop)	$R_L = 4\Omega/2\Omega$ f = 1KHz	34	37	40	dB
e _N	Input noise voltage	V _s = 16V		2		μV
iN	Input noise current	$B^{3}(-3dB) = 40 \text{ to } 15,000\text{Hz}$		80		рA
η	Efficiency	$P_o = 6W$ $R_L = 4\Omega$ $f = 1KHz$		75		%
SVR	Supply voltage rejection	$R_L = 4\Omega$ $V_{ripple} = 1V_{rms}$ $f_{ripple} = 10Hz$	40	48		dB

Fig. 1 - Output power vs. supply voltage




Fig. 2 - Maximum power dissipation vs. supply voltage (sine wave operation)





Fig. 3 - Value of C3 vs. feedback resistance for various values of B



TBA810S



7W AUDIO AMPLIFIER

NOT FOR NEW DESIGN

The TBA810S is a monolithic integrated circuit in a 12-lead quad in-line plastic package, intended for use as a low frequency class B amplifier.

The TBA810A provides 7W power output at $16V/4\Omega$, 6W at $14.4V/4\Omega$, 2.5W at $9V/4\Omega$, 1W at $6V/4\Omega$ and works with a wide range of supply voltage (4 to 20V); it gives high output current (up to 2.5A), high efficiency (75%) at 6W output), very low harmonic and cross-over distor-


tion. In addition, the circuit is provided with a thermal protection circuit.




ABSOLUTE MAXIMUM RATINGS

V _s	Supply voltage	20	V
I _o	Output peak current (non-repetitive)	3.5	Α
l _o	Output current (repetitive)	2.5	Α
P_{tot}	Power dissipation: at $T_{amb} \leq 70^{\circ}C$	1	W
	at $T_{tab} \leq 90^{\circ}C$	5	W
T_{stg} , T_{j}	Storage and junction temperature	-40 to 150	°C


TEST AND APPLICATION CIRCUIT



(Top view)



SCHEMATIC DIAGRAM



THERMAL DATA

R _{th i-tab}	Thermal resistance junction-tab	max	12 ° C/W
R _{th j-amb}	Thermal resistance junction-ambient	max	70*° C/W

^{*} Obtained with tabs soldered to printed circuit with minimized copper area.

2/3 SGS-THOMS

ELECTRICAL CHARACTERISTICS (Refer to the test circuit; $T_{amb} = 25 \,^{\circ}$ C)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _s	Supply voltage (pin 1)		4		20	V
Vo	Quiescent output voltage (pin 12)		6.4	7.2	8	V
Id	Quiescent drain current	V _s = 14.4V		12	20	mA
I _b	Bias current (pin 8)			0.4		μΑ
Po	Power output	$d = 10\%$ $R_L = 4\Omega$ $f = 1 \text{ kHz}$		_		
·		$V_{S} = 16V$ $V_{S} = 14.4V$ $V_{S} = 9V$ $V_{S} = 6V$	5.5	7 6 2.5 1	·	W W W
V _{i(rms)}	Input voltage				220	mV
Vi	Input sensitivity	$P_{o} = 6W$ $V_{s} = 14.4V$ $R_{L} = 4\Omega$ $f = 1kHz$ $R_{f} = 56\Omega$ $R_{f} = 22\Omega$		80 35		mV mV
Ri	Input resistance (pin 8)			5		MΩ
В	Frequency response (-3 dB)	$V_{s} = 14.4V$ $R_{L} = 4\Omega$ $C3 = 820 pF$ $C3 = 1500 pF$		40 to 20,0 40 to 10,0		Hz Hz
d	Distorsion	P_O = 50mW to 3W V_S = 14.4V R_L = 4Ω f = 1kHz	-	0.3		%
G _v	Voltage gain (open loop)	$V_s = 14.4V$ $R_L = 4\Omega$ $f = 1kHz$		80	:	dB
G _v	Voltage gain (closed loop)	$V_s = 14.4V$ $R_L = 4\Omega$ $f = 1kHz$	34	37	40	dB
^e N	Input noise voltage	$V_s = 14.4V$ $R_g = 0$ B (-3 dB) = 20Hz to 20,000 Hz		2		μ ∨
iN	Input noise current	V _s = 14.4V B (-3 dB) = 20 Hz to 20,000 Hz		0.1		nA
η	Efficiency	$P_{O} = 5W$ $V_{S} = 14.4V$ $R_{L} = 4\Omega$ $f = 1kHz$		70		%
SVR	Supply voltage rejection	$V_s = 14.4V$ $R_L = 4\Omega$ $f_{ripple} = 100 \text{ Hz}$		38		dB

TBA820M



MINIDIP 1.2W AUDIO AMPLIFIER

The TBA820M is a monolithic integrated audio amplifier in a 8 lead dual in-line plastic package. It is intended for use as low frequency class B power amplifier with wide range of supply voltage: 3 to 16V, in portable radios, cassette recorders and players etc. Main features are: minimum working supply voltage of 3V, low quiescent current, low number of external components, good ripple rejection, no cross-over distortion, low power dissipation.

Output power: Po = 2W at 12V/8 Ω , 1.6W at 9V/4 Ω and 1.2W at 9V/8 Ω .



Minidip Plastic

ORDERING NUMBER: TBA820M

ABSOLUTE MAXIMUM RATINGS

		i	
V_s	Supply voltage	16	V
l _o	Output peak current	1.5	Α
P _{tot}	Power dissipation at $T_{amb} = 50^{\circ}C$	1	W
T_{stg}^{rot}, T_{j}	Storage and junction temperature	-40 to 150	°C

TEST AND APPLICATION CIRCUITS

Fig. 1 - Circuit diagram with load connected to the supply voltage






Fig. 2 - Circuit diagram with load connected to ground




Capacitor C6 must be used when high ripple rejection is requested.

(top view)



SCHEMATIC DIAGRAM



THERMAL DATA

	r		
R _{th j-amb} Thermal resistance junction-ambient	max	100	°C/W
			

ELECTRICAL CHARACTERISTICS (Refer to the test circuits V_s = 9V, T_{amb} = 25°C unless otherwise specified)

Parameter		Test conditions		Min.	n. Typ.	Max.	Unit
Vs	Supply voltage			3		16	V
V _o	Quiescent output voltage (pin 5)			4	4.5	5	V
I _d	Quiescent drain current				4	12	mA
I _b	Bias current (pin 3)				0.1		μА
Po	Output power	$d = 10\%$ $R_{f} = 120\Omega$ $V_{s} = 12V$ $V_{s} = 9V$ $V_{s} = 9V$ $V_{s} = 6V$ $V_{s} = 3.5V$	$f = 1 \text{ kHz}$ $R_{L} = 8\Omega$ $R_{L} = 4\Omega$ $R_{L} = 8\Omega$ $R_{L} = 4\Omega$ $R_{L} = 4\Omega$	0.9	2 1.6 1.2 0.75 0.25		W W W W
Ri	Input resistance (pin 3)	f = 1 kHz			5		MΩ
В	Frequency response (-3 dB)	R _L = 8Ω	C _B = 680 pF	25 to 7,000		00	- Hz
		$C_5 = 1000 \mu\text{F}$ $R_f = 120\Omega$	C _B = 220 pF	25 to 20,000		00	
d	Distortion	P _o = 500 mW	R _f = 33Ω		0.8		%
		$R_L = 8\Omega$ f = 1 kHz	R _f = 120Ω		0.4		76
G _v	Voltage gain (open loop)	f = 1 kHz	R _L = 8Ω		75		dB
G _v	Voltage gain (closed loop)	R _L = 8Ω	R _f = 33Ω		45		
		f = 1 kHz	R _f = 120Ω		34		dB
eN	Input noise voltage (*)				3		μV
i _N	Input noise current (*)				0.4		nΑ
S+N N	Signal to noise ratio (*)	P _o = 1.2W	R1= 10KΩ		80		
.,		R _L = 8Ω G _V = 34 dB	R1= 50 kΩ		70		dB
SVR	Supply voltage rejection (test circuit of fig. 2)	$R_L = 8\Omega$ f (ripple) = 100 $C6 = 47 \mu F$ $R_f = 120\Omega$	0 Hz		42		dB

(*) B = 22 Hz to 22 KHz

Fig. 3 - Output power vs. supply voltage




Fig. 4 - Harmonic distortion




Fig.5-Power dissipation and efficiency vs. output power




Fig. 6 - Maximum power dissipation (sine wave operation)




Fig. 7 - Suggested value of C_B vs. R_f




Fig. 8 - Frequency response




Fig. 9 - Harmonic distortion vs. frequency




Fig. 10 - Supply voltage rejection (Fig. 2 circuit)





Fig. 11 - Quiescent current vs. supply voltage



4/4

SGS-THOMSON MICROELECTRONICS



FM-IF HIGH QUALITY RADIO SYSTEM

- EXCEPTIONAL LIMITING SENSITIVITY
- VERY LOW DISTORTION (0.1% DOUBLE TUNED DETECTOR COIL)
- IMPROVED S/N RATIO
- EXTERNALLY PROGRAMMABLE AUDIO LEVEL
- ON CHANNEL STEP FOR SEARCH CON-TROL
- PROGRAMMABLE AGC VOLTAGE AND AFC FOR TUNER
- INTERCHANNEL MUTING (SQUELCH)
- DEVIATION MUTING
- DIRECT DRIVE OF TUNING METER

DIRECT DRIVE OF FIELD STRENGTH METER

The TCA3189 is a monolithic integrated circuit in a 16-lead dual in-line plastic package, which provides a complete subsystem for amplification of 10.7MHz FM signal in Hi-Fi, car-radios and communications receivers.




DIP-16 Plastic (0.25)


ORDERING NUMBER: TCA3189

ABSOLUTE MAXIMUM RATINGS


V_s	Supply voltage	16	. V
l _o	Output current (from pin 15)	2	mΑ
P_{tot}	Total power dissipation at $T_{amb} \le 70^{\circ}C$	800	mW
T _{stq}	Storage temperature	-55 to 150	°C
Top	Operating temperature	-25 to 85	°C



(top view)



BLOCK DIAGRAM



THERMAL DATA

R _{th j-amb}	Thermal resistance junction-ambient	max.	100	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $V_s = 12V$, $T_{amb} = 25^{\circ}C$)

Parameter		Test con	ditions	Min.	Тур.	Max.	Unit
V _s	Supply voltage range			9		16	V
I _s	Supply current			20	31	44	mA
٧1	Voltage at the IF amplifier input			1.2	1.9	2.4	V
V ₂ , V ₃	Voltage at the input bypass	No signal input	, non mutea	1.2.	1.9	2.4	V
V ₁₅	Voltage at the pin 15 (RF AGC)			7.5	9.5	11	V
V ₁₀	Reference bias voltage			5	5.6	6	٧
V _i	Input limiting voltage (-3 dB) at pin 1	f _o = 10.7 MHz f _m = 1 KHz \(\Delta f = \pm 75 KHz \)			12	25	μ∨
V _o	Recovered audio voltage (pin 6)	$V_i \geqslant 50 \mu V$ $f_0 = 10.7 \text{ MHz}$ $f_m = 1 \text{ KHz}$ $\Delta f = \pm 75 \text{ KHz}$		325	500	65 <u>0</u>	m∨
d	Distortion (single tuned)	V _i ≥ 1 mV			0.5	1	%
d	Distortion (double tuned)	f _o = 10.7 MHz f _m = 1 KHz			0.1		%
S + N N	Signal to noise ratio	∆f = ± 75 KHz		65	72		dB
AMR	Amplitude modulation rejection	$V_i = 100 \text{ mV}$ $f_0 = 10.7 \text{ MHz}$ $f_m = 1 \text{ KHz}$ $\Delta f = \pm 75 \text{ KHz}$ AM mod. 30%		45	55		dB
V ₁₆	RF AGC threshold				1.25		\
Δl ₇ Δf	AFC control slope				1.9		μA KHz
V ₁₂	On channel step (deviation mute)	V _i = 100 mV	f _{DEV.} < ± 40 KHz		0		٧
		f _o = 10.7 MHz	f _{DEV.} > ± 40 KHz		5.6		v

TEST CIRCUIT

Fig. 1 - Single tuned detector coil




Fig. 2 - Limiting and noise characteristics




Fig. 3 - Deviation mute threshold vs. R₇₋₁₀




Fig. 4 - Recovered audio and muting action vs. input




Fig. 5 - AFC characteristics




Fig. 6 - AGC voltage for FM tuner vs. input level





Fig. 7 - Field strength and tuning meter output vs. input level



4/4





MOTOR SPEED REGULATOR

- EXCELLENT VERSATILITY IN USE
- HIGH OUTPUT CURRENT (UP TO 800mA)
- LOW QUIESCENT CURRENT (1.7mA)
- LOW REFERENCE VOLTAGE (1.2V)
- EXCELLENT PARAMETERS STABILITY VERSUS TEMPERATURE

The TDA1151 is a monolithic integrated circuit in SOT-32 plastic package. It is intended for use


as speed regulator for DC motors of record players, tape and cassette recorders, movie cameras, toys etc.




ABSOLUTE MAXIMUM RATINGS


V_s	Supply voltage	20	٧
P_{tot}	Total power dissipation at T _{amb} = 70°C	0.8	· W
	at T _{case} = 100°C	5	W
T_{stg}, T_{j}	Storage and junction temperature	-40 to 150	°C

APPLICATION CIRCUIT





TEST CIRCUIT



THERMAL DATA

R _{th j-case}	Thermal resistance junction-case	max	10	°C/W
R _{th j-amb}	Thermal resistance junction-ambient	max	100	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $T_{amb} = 25^{\circ}C$)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{ref}	Reference voltage (between pins 1 and 2)	V _s = 6V I _M = 0.1A	1.1	1.2	1.3	٧
Id	Quiescent drain current	V _S = 6V I _M = 100 μA		1.7		mΑ
I _{MS}	Starting current	$V_s = 5V$ $\Delta V_{ref}/V_{ref} = -50\%$	8.0			Α
V ₁₋₃	Minimum supply voltage	I_{M} = 0.1A $\Delta V_{ref}/V_{ref}$ = -5%			2.5	٧
K=I _M /I' _T	Reflection coefficient	V _s = 6V I _M = 0.1A	18	20	22	-
$\frac{\Delta K}{K}/\Delta V_s$		V _s = 6V to 18V I _M = 0.1A		0.45		%/V
<u>∆K</u> /∆I _M		V _s = 6V I _M = 25 to 400 mA		0.′.ა5		%/mA
<u>ΔΚ</u> /ΔΤ	·	V _s = 6V I _M = 0.1A T _{amb} = -20 to 70° C		0.02		%/°C
$\frac{\Delta V_{ref}}{V_{ref}}/\Delta V_{s}$	Line regulation	V _s = 6V to 18V I _M = 0.1A		0.02		%/V
$\frac{\Delta V_{ref}}{V_{ref}} / \Delta I_{M}$	Load regulation	V _s = 6V I _M = 25 to 400 mA		0.009		%/mA
$\frac{\Delta V_{ref}}{V_{ref}}/\Delta T$	Temperature coefficient	V _s = 6V I _M = 0.1A T _{amb} = -20 to 70° C		0.02		%/°C

Fig. 1 - Quiescent drain current vs. power supply




Fig. 2 - Quiescent drain current vs. ambient tem-




Fig. 3 - Reference voltage vs. supply voltage




Fig. 4 - Reference voltage vs. motor current




Fig. 5 - Reference voltage vs. ambient temperature




Fig. 6 - Reflection coefficient vs. supply voltage




Fig. 7 - Reflection coefficient vs. motor current




Fig. 8 - Reflection coefficient vs. ambient tem-




Fig. 9 - Typical minimum supply voltage vs. motor current





Fig. 10 - Application circuit



Note: A ceramic capacitor of 10 nF between pins, 1 and 2 improves stability in some applications.

Fig. 11 - P.C. board and component layout of the circuit of Fig. 10 (1:1 scale)




Fig. 12 - Speed variation vs. supply voltage




Fig. 13 - Speed variation vs. motor current




Fig. 14 - Speed variation vs. ambient temperature





Fig. 15 - Low cost application circuit



 $V_S = +12V$ $R_{M} = 14.7\Omega$

 $R_T^{m} = 290\Omega$

 $R_S = 1 k\Omega$ $E_g = 2.65$

= 2.65V

 $= 110 \, \text{mA}$

Fig. 16 - Speed variation vs. supply voltage




Fig. 17 - Speed variation vs.





Fig. 18 - Speed variation vs.



6/6

SGS-THOMSON





SPEED REGULATOR FOR DC MOTORS

- MATCHING FLEXIBILITY TO MOTORS WITH VARIOUS CHARACTERISTICS
- BUILT-IN CURRENT LIMIT
- ON-CHIP 1.2V REFERENCE VOLTAGE
- STARTING CURRENT: 0.5A @2.5V
- REFLECTION COEFFICIENT K = 20

The TDA1154 is a monolithic integrated circuit intended for speed regulation of permanent magnet dc motors used in record players, tape recorders, cassette recorders and toys.

The circuit offers an excellent speed regulation with much higher power supply, temperature and load variations than conventional circuits built around discrete components.






Fig. 1 - Application circuit




PIN CONNECTION



ABSOLUTE MAXIMUM RATINGS

Vcc	Supply voltage	20	V
lo	Output current	1.2	Α
P_{tot}	Power dissipation	(see curve)	W
T _i	Junction temperature	+150	°C
T_{stg}	Storage temperature range	-55 to +150	°C

Fig. 2 - Test circuit



THERMAL DATA

R _{th j-amb} Thermal resistance junction-ambient	max	100	°C/W
R _{th j-amb} Thermal resistance junction-pin 4	max	70	°C/W
	i	i	


ELECTRICAL CHARACTERISTICS T_{amb} = +25°C (Unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _(ref)	Reference voltage	V _{CC} = +6V I(8)= 0.1A	1.15	1.25	1.35	V
$\frac{\triangle V_{(ref)}}{V_{(ref)}}/\triangle T$	Reference voltage temperature coefficient	V _{CC} = +6V I(8)= 0.1A T _{amb} = -20°C to +70°C		0.02	_	%/°C
$\frac{\Delta V_{(ref)}}{V_{(ref)}}/\Delta V_{CC}$	Line regulator	V _{CC} = +4V to +18V I(8)= 0.1A	_	0.02	_	%/V
$\frac{\Delta V_{(ref)}}{V_{(ref)}} / \Delta I(8)$	Load regulator	V _{CC} = +6V I(8)= 25 to 400 mA	_	0.009	_	%/mA
V (5 - 3)	Minimum supply voltage	$I(8) = 0.1A \frac{\Delta V_{(ref)}}{V_{(ref)}} = -5\%$	2.5	_	_	٧
1(8)	Starting current(*)	$\frac{\Delta V_{(ref)}}{V_{(ref)}} = -50\%$				
		$V_{CC} = +5V$	1.2		<u>-</u>	
		V _{CC} = +2.5V	0.5	0.8		Α
I _O (5)	Quiescent current on pin 5	$V_{CC}^{=}$ +6V I(8)= 100 μ A	_	1.7	_	mA
К	$K = \frac{\Delta I(8)}{\Delta I(5)} \text{reflection} \\ \text{coefficient}$	V _{CC} = +6V I(8)= 0.1A	18	20	22	
ΔK /ΔV _{CC}	K spread versus V _{CC}	V _{CC} = +6V to +18V I(8)= 0.1A		0.45	_	%/V
<u>∆K</u> /∆I(8)	K spread versus I(8)	V _{CC} = +6V I(8)= 25 to 400 mA	_	0.005	_	%/mA
<u>ΔΚ</u> /ΔΤ	K spread versus temperature	V _{CC} = +6V I(8)= 0.1A T _{amb} = +20°C to +70°C	_	0.02		%/°C

^(*) An internal protection circuit reduces the current if the temperature of the junction increase: I(8)= 0.75A at $T_i = +140^{\circ}$ C.

OPERATING MODE

Fig. 3



The circuit maintains a 1.2V constant reference voltage between pins 5 and 8:

$$V(5 - 8) = V_{(ref)} = 1.2V$$

The current (I(5)) drawn by the circuit at pin 5 is

sum of two currents.

One is constant: $I_O(5) = 1.7$ mA and the other is proportional to pin 8 current (I(8)):

$$I(5) = I_O(5) + I(8) K(a)$$
 ($I_O(5) = 1.7 \text{ mA}, K = 20$)

If E_g and R_m are motor back electromotive force and motor internal resistance respectively, then:

$$E_g + R_m I_m = R_t [I(5) + \frac{V_{(ref)}}{R_S}] + V_{(ref)}$$
 (b)

From figure 2 it is seen that:

$$I(8) = I_m + \frac{V_{(ref)}}{R_s}$$
 (c)

Substituting equations (a) and (c) into (b) yields:

$$\underbrace{\mathsf{E}_{\mathsf{g}} = \mathsf{I}_{\mathsf{m}} \; \left[\frac{\mathsf{R}_{\mathsf{t}}}{\mathsf{K}} - \mathsf{R}_{\mathsf{m}} \; \right] \; + }_{(1)}$$

$$\underbrace{+ V_{(ref)} \left[\frac{R_t}{R_s} (1 + \frac{1}{K}) + 1 \right] + R_t I_O(5)}_{(2)} (d)$$

The motor speed will be independent of the resisting torque if E_g is also independent of I_m . Therefore, in order to determine the value of R_t term(1) in (d) must be zero:

$$R_t = K R_m (K = 20)$$

If $R_t > KR_m$, an instability may occur as a result of overcompensation.


The value of R_S is determined by term (2) in (d) so as to obtain the back electromotive force (E_g) corresponding to required motor speed:

$$R_S = R_t \frac{V_{(ref)} (1 + 1/K)}{E_g - V_{(ref)} - R_t I_O(5)} \cong$$

$$\cong R_t \frac{V_{(ref)}}{E_g - V_{(ref)} - R_t I_O(5)}$$

Where $V_{(ref)} = 1.2V$ and $I_O(5) = 1.7$ mA

Fig. 4 - Application circuit





TDA1220B

AM-FM QUALITY RADIO

The TDA1220B is a monolithic integrated circuit in a 16-lead dual in-line package.

It is intended for quality receivers produced in large quantities.

The functions incorporated are:

AM SECTION

- Preamplifier and double balanced mixer
- One pin local oscillator
- IF amplifier with internal AGC
- Detector and audio preamplifier


FM SECTION

- IF amplifier and limiter
- Quadrature detector
- Audio preamplifier


The TDA1220B is suitable up to 30MHz AM and for FM bands (including 450KHz narrow band) and features:

- Very constant characteristics (3V to 16V)
- High sensitivity and low noise

- Very low tweet
- Very high signal handling (1V)
- Sensitivity regulation facility (*)
- High recovered audio signal suited for stereo decoders and radio recorders
- Very simple DC switching of AM-FM
- Low current drain
- AFC facility
- (*) Maximum AM sensitivity can be reduced by means of a resistor (5 to $12K\Omega$) between pin 4 and ground.



BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

		16	V
V_s	Supply voltage	400	mW
P_{tot}	Total power dissipation at T_{amb} < 110 $^{\circ}$ C	-20 to 85	°C
T_{op}	Operating temperature	-55 to 150	°C
T_{stg}, T_j	Storage and junction temperature		

CONNECTION DIAGRAM

(Top view)



THERMAL DATA

R _{th j-amb}	Thermal resistance junction-ambient	max	100	°C/W

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25\%$, $V_s = 9V$ unless otherwise specified, refer to test circuit)

Parameter		Test conditions	Min.	Тур	Max	Unit
Vs	Supply voltage		3		16	V
I _d	Drain current	FM		10	15	mA
		AM		14	20	mA

AM SECTION ($f_o = 1 \text{ MHz}$; $f_m = KHz$)

	, , , , , , , , , , , , , , , , , , , ,						
Vi	Input sensitivity	S/N = 26 dB	m = 0.3		12,	25	μ∨
S/N		V _i = 10 mV	m = 0.3	45	52		dB
Vi	AGC range	$\triangle V_{out} = 10 dB$	m = 0.8	94	100		dB
Vo	Recovered audio signal (pin 9)	V _i = 1 mV	m = 0.3	80	130	200	mV
d	Distortion		m = 0.3		0.4	1	%
		$V_i = 1 \text{ mV}$	m = 0.8		1.2		%
V _H	Max input signal handling capability	m = 0 .8	d < 10%	1			٧
Ri	Input resistance between pins 2 and 4	m = 0			7.5		ΚΩ
Ci	Input capacitance between pins 2 and 4	m = 0			18		pF
Ro	Output resistance (pin 9)			4.5	7	9.5	ΚΩ
	Tweet 2 IF		V _i = 1 mV		40		dB
	Tweet 3 IF	m = 0.3	v _i – i iiiv		55		dB

FM SECTION ($f_o = 10.7 \text{ MHz}$; $f_m = 1 \text{ KHz}$)

Vi	Input limiting voltage	-3 dB limiting point			22	36	μV
AMR	Amplitude modulation rejection	$\triangle f = \pm 22.5 \text{ KHz}$ V _i = 3 mV	m = 0.3	40	50		dB
S/N	Ultimate quieting	∆f = ± 22.5 KHz	V _i = 1 mV	55	65		dB
d	Distortion	∆f = ± 75 KHz	V _i = 1 mV		0.7	1.5	%
d	Distortion	∆f = ± 22.5 KHz	V _i = 1 mV		0.25	0.5	%
d	Distortion (double tuned)	△1 = ± 22.5 KH2	V 1111 V		0.1		%
Vo	Recovered audio signal (pin 9)	∆f = ± 22.5 KHz	V _i = 1 mV	80	110	140	mV
R _i	Input resistance between pin 16 and ground				6.5		ΚΩ
Ci	Input capacitance between pin 16 and ground				14		рF
Ro	Output resistance (pin 9)			4.5	7	9.5	ΚΩ

Fig. 1 - Test circuit




Fig. 2 - PC board and component layout (1:1 scale) of the test circuit.




Fig. 3 - Audio output, noise and tweet levels vs. input signal (AM section)




Fig. 4 - Distortion vs input signal and modulation index (AM section)




Fig. 5 - Audio output vs. supply voltage (AM section)




Fig. 6 - Audio output and noise level vs. input signal (FM section)




Fig. 7 - Distortion vs. input signal (FM section)




Fig. 8 - Audio output vs. supply voltage (FM section)




Fig. 9 - Amplitude modulation rejection vs. input signal (FM section)




Fig. 10 - △DC output voltage (pin. 9) vs. frequency shift (FM section)





Fig. 11 - △DC output voltage (pin 9) vs. ambient tempetature (FM section)



APPLICATION INFORMATION

AM Section

RF Amplifier and mixer stages

The RF amplifier stage (pin 2) is connected directly to the secondary winding of the ferrite rod antenna or input tuned circuit. Bias is provided at pin 4 which must be adequately decoupled. The RF amplifier provides stable performance extending beyond 30 MHz.

The Mixer employed is a double – balanced multiplier and the IF-output at pin 3 is connected directly to the IF filter coil.

Local oscillator

The local oscillator is a cross coupled differential stage which oscillates at the frequency determined by the load on pin 1.

The oscillator resonant circuit is transformer coupled to pin 1 to improve the \mathbf{Q} factor and frequency stability.

The oscillator level at pin 1 is about 100 mV rms and the performance extends beyond 30 MHz, however to enhance the stability and reduce to a minimum pulling effects of the AGC operation or supply voltage variations, a high C/L ratio should be used above 10 MHz.

An external oscillator can be injected at pin 1. The level should be 50 mV rms and pin 1 should be connected to the supply via a 100Ω resistor.

IF Amplifier Detector

The IF amplifier is a wide band amplifier with a tuned output stage.

The IF filters can be either LC or mixed LC/ceramic.

AM detection occurs at pin 7. A detection capacitor is connected to pin 6 to reduce the radiation of spurious detector products.

The Audio output is at pin 9 (for either AM or FM); the IF frequency is filtered by an external capacitor which is also used as the FM mono de-enphasis network. The audio output impedance is about $7 \, \mathrm{K} \Omega$ and a high impedance load ($\sim 50 \, \mathrm{K} \Omega$) must be used.

AGC

Automatic gain control operates in two ways.

With weak signals it acts on the IF gain, maintaining the maximum S/N. For strong signals a second circuit intervenes which controls the entire chain and allows signal handling in excess of one volt (m = 0.8). At pin 8 there is a carrier envelope signal which is filtered by an external capacitor to remove the Audio and RF content and obtain a mean DC signal to drive the AGC circuit.

FM Section

IF Amplifier and limiter

The 10.7 MHz IF signal from the ceramic filter is amplified and limited by a chain of four differential stages.

Pin 16 is the amplifier input and has a typical input impedance of 6.5 K Ω in parallel with 14 pF at 10.7 MHz.

Bias for the first stage is available at pin 14 and provides 100% DC feedback for stable operating conditions. Pin 15 is the second input to the amplifier and is decoupled to pin 14, which is grounded by a 20 nF capacitor.

An RLC network is connected to the amplifier output and gives a 90° phase shift (at the IF centre frequency) between pins 13 and 12. The signal level at pin 13 is about 150 mV rms.

FM Detector

The circuit uses a quadrature detector and the choise of component values is determined by the acceptable level of distortion at a given recovered audio level.

With a double tuned network the linearity improves (distortion is reduced) and the phase shift can be optimized; however this leads to a reduction in the level of the recovered audio. A satisfactory compromise for most FM receiver applications is shown in the test circuit.

Care should be taken with the physical layout.

The main recommandations are:

- Locate the phase shift coil as near as possible to pin 13.
- Shunt pins 14 and 16 with a low value resistor (between 56Ω and 330Ω).
- Ground the decoupling capacitor of pin 14 and the 10.7 MHz input filter at the same point.

AM-FM Switching

AM-FM switching is achieved by applying a DC voltage at pin 13, to switch the internal reference.

Typical DC voltages (refer to the test circuit)

Pins	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Unit
AM	9	1.4	9	1.4	1.4	8.4	9	0.7	1.9	9	0	0.1	0.1	8.5	8.5	8.5	V
FM	9	0.02	9	0.02	0.02	8.5	9	0	1.7	9	0	9	9	8	8	8	٧

APPLICATION SUGGESTION

Reccomended values are referred to the test circuit of Fig. 2

Part number	Recommended value	Purpose	Smaller than recommended value	Larger than recommended value		
C1	100 μF	AGC bypass	Increase of the distortion at low audio frequency	Increase of the AGC time constant		
C2 (*)	100 nF	AM input DC cut				
C3 (*)	10 nF	FM input DC cut				
C4 C5	20 nF 20 nF	FM amplifier bypass	Reduction of sensitivity	Bandwidth increase Higher noise		
C6	68 pF	Ceramic filter coupling	IF bandwidth reduction	IF bandwidth increase		
C7	100 nF	FM detector decoupling	Danger of RF irradiation			
C8	100 nF	Power supply bypass	Noise increase of the audio output			
С9	10 μF	AGC bypass	Increase of the distortion at low audio frequency	Increase of the AGC time constant		
C10(*)	56 pF	Tuning of the AM oscillator at 1455 KHz				
C11	6.8 nF	50 μs FM de-enphasis				
C12	100 nF	Output DC decoupling	Low audio frequency cut			
C13	220 μF	Power supply decoupling	Increase of the distortion at low frequency			
C16	2.7 nF	AM detector capacitor	Low suppression of the IF frequency and harmonics	Increase of the audio distortion		
R1 (*)	68 ohm	FM input matching				
R2 (*)	56 ohm	AM input matching				
R3	330 ohm	Ceramic filter matching				
R4	8.2 Kohm	FM detector coil Q setting	Audio output decrease and lower distortion	Audio output increase and higher distortion		
R5	560 ohm	FM detector load resistor	Audio output decrease and higher AMR			
R6	82 Kohm	AM detector coil Q setting	Lower IF gain and Lower AGC range	Higher IF gain and lower AGC range		
R7	2.2 Kohm	455 KHz IF filter matching				
R8	3.3 Kohm	455 KHz IF filter matching				

^(*) Only for test circuit

Fig. 12 - Portable AM/FM radio





Fig. 13 - PC board and component layout of the fig. 12 1:1 scale



F1 – **10.7** MHz IF Coil



C _o (pF)	f (MHz)	Q _o TURNS						
	(1-3	1-2	2-3	4-6			
_	10.7	110	6	8	2			

TOKO - FM1 - 10x10 mm. 154 AN - 7A5965R

F3 and F5 - 455 KHz IF Coil



C _o (pF)	f {\kHz}	\mathbf{Q}_{o}		TURNS	
1-3		1-3	1-2	2-3	4-6
180	455	70	57	116	24

TOKO - AM3 - 10x10 mm. RLC - 4A7525N

F4 - FM Detector Coil



C _o (pF)	f (MHz)	O _o	TURNS		
1-3	(101112)	1-3	1-3	_	_
82	10.7	100	12	_	_

TOKO - 10x10 mm. KACS - K586 HM


F6 - AM Oscillator Coil



f (kHz)	f (μH)		TURNS			
(KHZ)	1-3	1-3	1-2	2-3	4-6	
796	220	80	2	75	8	

TOKO -10x10 mm RWO + 6A6574N

L5 - Antenna Coil



5-	61	61	
----	----	----	--

f (KHz)	L (μH)	Q _o	TURNS		
	1-2	1-2	1-2	3-4	
796			105	7	

WIRE: LITZ - 15x0.05 mm. CORE: 10x80 mm.

Typical performance of the radio receiver of fig.12 (V $_{\rm S}=9{\rm V})$

Parameter			Test Conditions	Value
	FM			87.5 to 108 MHz
WAVEBANDS	AM			510 to 1620 KHz
	FM	S/N = 26dB	∆f = 22.5KHz	1 μV
SENSITIVITY	AM	S/N = 6dB	m = 0.3	1 μV
	AM	S/N = 26dB	m = 0.3	10 μV
			∆f = 22.5KHz	0.25%
DISTORTION	FM	$P_0 = 0.5W$	∆f = 7 5KHz	0,7%
(fm = 1KHz)	AM	$V_i = 100 \mu\text{V}$	m = 0.3	0.4%
	' ""	100 %	m = 0,8	0,8%
	FM	$P_0 = 0.5W$ $V_i = 100 \mu\text{V}$	∆f = 22.5KHz	64 dB
SIGNAL TO NOISE (fm = 1KHz)	АМ	$P_0 = 0.5W$ $V_i = 1 \text{ mV}$	m = 0.3	50dB
AMPLITUDE MODULATION REJECTION	FM	V _i = 100 μV	∆f = 22.5KHz m = 0.3	50dB
	2nd H.	f = 911 KHz		0.3%
TWEET	3rd H.	f = 1370 KHz		0.07%
QUIESCENT CURRENT				20mA
SUPPLY VOLTAGE RANGE				3 to 12V

Fig. 14 - Low cost 27 MHz receiver






Fig. 15 - L2 Oscillator coil



Coil support: Toko 10K
Primary winding: 10 Turns of enamelled copper wire 0.16 mm diameter (pins 3-1).
Secondary winding: 4 Turns copper wire 0.16 mm diameter (pins 6-4)

Fig. 16 - L1 Antenna Coil



Coil support: Toko 10K.
Primary winding: as L2 (pins 3-1)
Secondary winding: 2 Turns copper wire
0.16 mm diameter (pins 6-4)

Fig. 17 - Low cost 27 MHz receiver with external xtal oscillator




Fig. 18 - 455 KHz FM narrow band IF




Fig. 19 - P.C. board and component layout of the circuit of fig. 18




Fig. 20 - Discriminator "S" curve response (circuit of fig. 18)





Fig. 21 - Application in sound channel of multistandard TV or in parallel AM modulated sound channel (AM section only).



ELECTRICAL CHARACTERISTICS $(V_s = 12V)$

AM Section ($f_o = 39MHz$; $f_m = 15KHz$)

Parameter	Тур	Unit
Audio out (m = 0.3)	60	mV
$S/N (V_i = 100 \mu V; m = 0.3)$	37	dB
$S/N (V_i = 1mV; m = 0.3)$	55	dB
$S/N (V_i = 10mV; m = 0.3)$	56	dB
AGC range (m = $0.8, \Delta Vout = 3dB$)	65	dB
Max input signal handling (m = 0.8; d = 5%)	150	mV
-3dB bandwidth	600	KHz
Distortion ($V_i = 100 \mu\text{V}$; m = 0.3)	2	%
$(V_i = 1mV; m = 0.3)$	1	%
$(V_j = 10mV; m = 0.3)$	0.8	%
$(V_i = 100 \mu V; m = 0.8)$	7	%
$(V_i = 1mV; m = 0.8)$	5	%
$(V_i = 10 \text{mV}; m = 0.8)$	3	%

FM Section ($f_o = 5.5MHz$; $f_m = 1KHz$)

	Parameter	Тур	Unit
-3dB inpu	t limiting voltage ($\triangle f = 25KHz$)	3	μV
AMR	$(\triangle f = +25 \text{KHz}; m = 0.3; V_i = 100 \mu\text{V})$	40	dB
	$(\triangle f = +25 \text{KHz}; m = 0.3; V_i = 1 \text{mV})$	58	dB
	$(\triangle f = +25 \text{KHz}; m = 0.3; V_i = 10 \text{mV})$	54	dB
S/N	$(\triangle f = \pm 25 \text{KHz}; V_i = 100 \mu\text{V})$	51	dB
	$(\triangle f = \pm 25 \text{KHz}; V_i = 1 \text{mV})$	70	dB
	$(\triangle f = \pm 25 \text{KHz}; V_i = 10 \text{mV})$	70	dB
Distortion	$(\Delta f = \pm 25 \text{KHz}; V_j = 100 \mu\text{V})$	0.5	%
	$(\Delta f = \pm 25 \text{KHz}; V_j = 1 \text{mV})$	0.6	%
	$(\Delta f = \pm 25 \text{KHz}; V_j = 10 \text{mV})$	0.6	%
	$(\Delta f = \pm 50 \text{KHz}; V_i = 100 \mu\text{V})$	1	%
	$(\Delta f = \pm 50 \text{KHz} V_i = 1 \text{mV})$	1	%
	$(\Delta f = \pm 50 \text{KHz}; V_i = 10 \text{mV})$	1	%
(Recovered	audio ($\triangle f = \pm 15 KHz$; $V_j = 1 mV$) d audio can be varied by variation of 3.3K ohm resistor in parallel with hinator coil)	70	mV
Max input	signal handling	1	V

Note: AM performance at 39MHz can be improved by mean of a selective preamplifier stage.





4W AUDIO AMPLIFIER

- HIGH OUTPUT CURRENT CAPABILITY (UP TO 2A)
- PROTECTION AGAINST CHIP OVERTEM-PERATURE
- LOW NOISE
- HIGH SUPPLY VOLTAGE REJECTION
- SUPPLY VOLTAGE RANGE: 4V TO 20V

The TDA 1904 is a monolithic integrated circuit in POWERDIP package intended for use as low-

frequency power amplifier in wide range of applications in portable radio and TV sets.




Powerdip (8 + 8)

ORDERING NUMBER: TDA 1904

ABSOLUTE MAXIMUM RATINGS


		1	
V_{S}	Supply voltage	20	V
lo	Peak output current (non repetitive)	2.5	Α
lo	Peak output current (repetitive	2	Α
P_{tot}	Total power dissipation at $T_{amb} = 80^{\circ}C$	1	W
	at $T_{pins} = 60^{\circ}C$	6	W
T_{stg} , T_{j}	Storage and junction temperature	-40 to 150	°C

TEST AND APPLICATION CIRCUIT




CONNECTION DIAGRAM

(top view)



SCHEMATIC DIAGRAM



THERMAL DATA

R _{th j-case}	Thermal resistance junction-pins Thermal resistance junction-ambient	max	15	°C/W
R _{th j-amb}		max	70	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $T_{amb} = 25^{\circ}C$, R_{th} (heatsink) = $20^{\circ}C/W$, unless otherwise specified)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _s	Supply voltage		4		20	V
Vo	Quiescent output voltage	V _S = 4V V _S = 14V		2.1 7.2		V
I _d	Quiescent drain current	V _S = 9V V _S = 14V		8 10	15 18	mA
P _o	Output power		1.8 4 3.1 0.7	2 4.5		w
d	Harmonic distortion			0.1	0.3	%
Vi	Input saturation voltage (rms)	V _S = 9V V _S = 14V	0.8 1.3			V
Ri	Input resistance (pin 8)	f = 1 KHz	55	150		ΚΩ
η	Efficiency		-	70 65		%
BW	Small signal bandwidth (-3 dB)	$V_s = 14V$ $R_L = 4\Omega$	41	0 to 40,00	0	Hz
G _v	Voltage gain (open loop)	V _s = 14V f = 1 KHz		75		dB
G _v	Voltage gain (closed loop)	$V_s = 14V$ $R_L = 4\Omega$ $f = 1 \text{ KHz}$ $P_o = 1W$	39.5	40	40.5	dB
eN	Total input noise	$R_g = 50\Omega$ $R_g = 10 \text{ K}\Omega$ (°)		1.2 2	4	μV
		$R_g = 50\Omega$ $R_g = 10 \text{ K}\Omega$ (°°)		2 3		μ٧
SVR	Supply voltage rejection	V_s = 12V f_{ripple} = 100 Hz R_g = 10 K Ω V_{ripple} = 0.5Vrms	40	50		dB
T _{sd}	Thermal shut-down case temperature	P _{tot} = 2W		120		°C

Note: (°) Weighting filter = curve A. (°°) Filter with noise bendwidth: 22 Hz to 22 KHz.





Fig. 2 - P.C. board and components layout of fig. 1 (1:1 scale)

(*) R4 is necessary only for $V_{S} < 6V$



S-5292/2

APPLICATION SUGGESTION

The recommended values of the external components are those shown on the application circuit of fig. 1.

When the supply voltage $\rm V_S$ is less than 6V, a 68Ω resistor must be connected between pin 2

and pin 3 in order to obtain the maximum output power.

Different values can be used. The following table can help the designer.

	Recomm.		Larger than		Allowed range		
Components	value	Purpose	recommended value	recommended value	Min.	Max.	
R1	10 ΚΩ		Increase of gain.	Decrease of gain. Increase quiescent current.	9 R3		
R2 .	100 Ω	Feedback resistors	Decrease of gain.	Increase of gain.		1 ΚΩ	
R3	4.7 Ω	Frequency stability	Danger of oscillation at high frequencies with inductive loads.				
R4	68 Ω	Increase of the output swing with low supply voltage.			39 Ω	220 Ω	
C1	2.2 μF	Input DC decoupling.	Higher cost lower noise.	Higher low frequency cutoff. Higher noise.			
C2	0.1 μF	Supply voltage bypass.		Danger of oscillations.			
C3	22 μF	Ripple rejection	Increase of SVR increase of the switch-on time.	Degradation of SVR.	2.2 μF	100μF	
C4	2.2 μF	Inverting input DC decoupling.	Increase of the switch-on noise	Higher low frequency cutoff.	0.1 μF		
C5	47 μF	Bootstrap.		Increase of the distortion at low frequency.	10 μF	100μF	
C 6	0.22 μF	Frequency stability.		Danger of oscillation.			
C7	1000 μF	Output DC decoupling.		Higher low frequency cutoff.			

Fig. 3 - Quiescent output voltage vs. supply voltage




Fig. 4 - Quiescent drain current vs. supply voltage




Fig. 5 - Output power vs. supply voltage




Fig. 6 - Distortion vs. output power




Fig. 7 - Distortion vs. output power




Fig. 8 - Distortion vs. output power




Fig. 9 - Distortion vs. output power




Fig. 10 – Distortion vs. out-




Fig. 11 - Distortion vs. out-




Fig. 12 - Distortion vs. frequency




Fig. 13 - Distortion vs. frequency




Fig. 14 - Distortion vs. frequency




Fig. 15 - Distortion vs. frequency




Fig. 16 - Supply voltage rejection vs. frequency




Fig. 17 – Total power dissipation and efficiency vs.




Fig. 18 - Total power dissipation vs. output power




Fig. 19 - Total power dissipation vs. output power





Fig. 20 - Total power dissipation vs. output power



THERMAL SHUT-DOWN

The presence of a thermal limiting circuit offers the following advantages:

- An overload on the output (even if it is permanent), or an above limit ambient temperature can be easily tolerated since the T₁ cannot be higher than 150°C.
- 2) The heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no possibility of device damage due to high junction temperature. If for any reason, the junction temperature increase up to 150°C, the thermal shutdown simply reduces the power dissipation and the current consumption.


MOUNTING INSCTRUCTION

The TDA 1904 is assembled in the Powerdip, in which 8 pins (from 9 to 16) are attached to the frame and remove the heat produced by the chip.

Figure 21 shows a PC board copper area used as a heatsink (I = 65 mm).

The thermal resistance junction-ambient is 35°C.

Fig. 21 - Example of heatsink using PC board copper (I = 65 mm)







5W AUDIO AMPLIFIER WITH MUTING

The TDA1905 is a monolithic integrated circuit in POWERDIP package, intended for use as low frequency power amplifier in a wide range of applications in radio and TV sets:

- muting facility
- protection against chip over temperature
- very low noise
- high supply voltage rejection
- low "switch-on" noise
- voltage range 4V to 30V

APPLICATION CIRCUIT

The TDA 1905 is assembled in a new plastic package, the POWERDIP, that offers the same

assembly ease, space and cost saving of a normal dual in-line package but with a power dissipation of up to 6W and a thermal resistance of 15°C/W (junction to pins).



Powerdip (8 + 8)

ORDERING NUMBER: TDA1905


ABSOLUTE MAXIMUM RATINGS

V,	Supply voltage	30	V
l _o	Output peak current (non repetitive)	3	Α
l _o	Output peak current (repetitive)	2.5	Α
Vi	Input voltage	$0 \text{ to} + V_s$	V
V;	Differential input voltage	± 7	V
V ₁₁	Muting thresold voltage	V_s	V
P _{tot}	Power dissipation at $T_{amb} = 80^{\circ}C$	1	W
tot	$T_{case}^{amb} = 60^{\circ}C$	6	W
T_{stg} , T_j	Storage and junction temperature	-40 to 150	°C

9 to 16


100 A R3

5-4 D61/2




CONNECTION DIAGRAM

(Top view)



SCHEMATIC DIAGRAM



THERMAL DATA


R _{thi-case}	Thermal resistance junction-pins	max	15	°C/W
R _{thj-amb}	Thermal resistance junction-amb	max	70	°C/W

2/12


SGS-THOMSON MICROELECTRONICS

TEST CIRCUITS:

WITHOUT MUTING



WITH MUTING FUNCTION



ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $T_{amb} = 25^{\circ}C$, R_{th} (heatsink) = $20^{\circ}C/W$, unless otherwise specified)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _s	Supply voltage		4		30	V
Vo	Quiescent output voltage	$V_{s} = 4V$ $V_{s} = 14V$ $V_{s} = 30V$	1.6 6.7 14.4	2.1 7.2 15.5	2.5 7.8 16.8	٧
I _d	Quiescent drain current	V _s = 4V V _s = 14V V _s = 30V		15 17 21	35	mA
V _{CE sat}	Output stage saturation voltage	I _C = 1A I _C = 2A		0.5 1		٧
Po	Output power	$\begin{array}{lll} d = 10\% & f = 1 \text{KHz} \\ V_s = 9V & R_L = 4\Omega & (*) \\ V_s = 14V & R_L = 4\Omega \\ V_s = 18V & R_L = 8\Omega \\ V_s = 24V & R_L = 16\Omega \end{array}$	2.2 5 5 4.5	2.5 5.5 5.5 5.3		w
d	Harmonic distortion	$ \begin{array}{lll} f = 1 \text{KHz} \\ V_s = 9 \text{V} & R_L = 4 \Omega \\ P_0 = 50 \text{ mW to } 1.5 \text{W} \\ V_s = 14 \text{V} & R_L = 4 \Omega \\ P_0 = 50 \text{ mW to } 3 \text{W} \\ V_s = 18 \text{V} & R_L = 8 \Omega \\ P_0 = 50 \text{ mW to } 3 \text{W} \\ V_s = 24 \text{V} & R_L = 16 \Omega \\ P_0 = 50 \text{ mW to } 3 \text{W} \\ \end{array} $		0.1 0.1 0.1 0.1		%
Vi	Input sensitivity	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		37 49 73 100		mV
Vi	Input saturation voltage (rms)	V _S = 9V V _S = 14V V _S = 18V V _S = 24V	0.8 1.3 1.8 2.4			٧
Ri	Input resistance (pin 8)	f = 1KHz	60	100		ΚΩ
I _d	Drain current	$ \begin{array}{llllllllllllllllllllllllllllllllllll$		380 550 410 295		mA
η	Efficiency	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		73 71 74 75		%

^(*) With an external resistor of 100Ω between pin 3 and $+V_s$.

ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
BW	Small signal bandwidth (-3dB)	$V_s = 14V$ $R_L = 4\Omega$ $P_o = 1W$	40	40 to 40,000		Hz
G _v	Voitage gain (open loop)	V _s = 14V f = 1KHz		75		dB
G _v	Voltage gain (closed loop)	$V_s = 14V$ $R_L = 4\Omega$ $f = 1KHz$ $P_o = 1W$	39.5	40	40.5	dB
e _N	Total input noise	$R_g = 50\Omega$ $R_g = 1K\Omega$ $R_g = 10K\Omega$		1.2 1.3 1.5	4.0	μV
		$R_g = 50\Omega$ $R_g = 1K\Omega$ $R_g = 10K\Omega$		2.0 2.0 2.2	6.0	μ∨
S/N	Signal to noise ratio	$V_s = 14V R_g = 10K\Omega$ $P_0 = 5.5W R_g = 0$ (°)		90 92		dB
		$R_{L}=4\Omega$ $R_{g}=10K\Omega$ $R_{g}=0$ (00)		87 87		dB
SVR	Supply voltage rejection	$ \begin{array}{c} V_{s}=18V R_{L}=8\Omega \\ f_{ripple}=100 \ Hz \qquad \qquad R_{g}=10 K\Omega \\ V_{ripple}=0.5 Vrms \end{array} $	40	50		dB
T _{sd}	Thermal shut-down (*) case temperature	P _{tot} = 2.5W		115	i	°C

MUTING FUNCTION

V _{TOFF}	Muting-off threshold voltage (pin 4)		1.9		4.7	\ \
V _{TON}	/ _{TON} Muting-on threshold voltage (pin 4)		0		1.3	v
			6.2		V _s	
R ₅	Input resistance (pin 5)	Muting off	80	200		ΚΩ
		Muting on		10	30	Ω
R ₄	Input resistance (pin 4)		150			ΚΩ
A _T	Muting attenuation	$R_g + R_1 = 10K\Omega$	50	60		dB

Note:

Weighting filter = curve A. Filter with noise bandwidth: 22 Hz to 22 KHz. See fig. 30 and fig. 31

(°) (°°) (*)

Fig. 1 - Quiescent output voltage vs. supply voltage




Fig. 2 - Quiescent drain current vs. supply voltage




Fig. 3 - Output power vs. supply voltage




Fig. 4 – Distortion vs. output power ($R_L = 16\Omega$)




Fig. 5 – Distortion vs. output power ($R_L = 8\Omega$)




Fig. 6 - Distortion vs. output power ($R_L = 4\Omega$)




Fig. 7 - Distortion vs. frequency ($R_L = 16\Omega$)




Fig. 8 - Distortion vs. frequency ($R_L = 8\Omega$)





Fig. 9 - Distortion vs. frequency ($R_1 = 4\Omega$)



6/12

Fig. 10 - Open loop frequency response




Fig. 11 - Output power vs. input voltage




Fig. 12 - Value of capacitor Cx vs. bandwidth (BW) and gain (Gv)




Fig. 13 - Supply voltage rejection vs. voltage gain (ref. to the Muting circuit)




Fig. 14 - Supply voltage rejection vs. source resistance




Fig. 15 - Max power dissipation vs. supply voltage (sine wave operation)




Fig. 16 - Power dissipation and efficiency vs. output power




Fig. 17 - Power dissipation and efficiency vs. output power






Fig. 18 - Power dissipation and efficiency vs. output



APPLICATION INFORMATION

Fig. 19 - Application circuit without muting



$$P_o = 5.5W (d = 10\%)$$

 $V_s = 14V$
 $I_d = 0.55A$
 $G_v = 40 dB$

Fig. 20 - PC board and components lay-out of the circuit of fig. 19 (1:1 scale)




Fig. 21 - Application circuit with muting





Fig. 22 - Delayed muting circuit



APPLICATION INFORMATION (continued)

Fig. 23 - Low-cost application circuit without bootstrap.




Fig. 24 - Output power vs. supply voltage (circuit of fig. 23)




Fig. 25 - Two position DC tone control using change of pin 5 resistance (muting function)




Fig. 26 - Frequency response of the circuit of fig. 25




Fig. 27 - Bass Bomb tone control using change of pin 5 resistance (muting function)






Fig. 28 - Frequency response of the circuit of fig. 27



MUTING FUNCTION

The output signal can be inhibited applying a DC voltage V_T to pin 4, as shown in fig. 29

Fig. 29



The input resistance at pin 5 depends on the threshold voltage V_T at pin 4 and is typically:

$$R_5 = 200 \; K_{\Omega} \;\; \text{@} \;\; 1.9 \text{V} \leqslant \text{V}_\text{T} \leqslant 4.7 \text{V}$$


muting-off

$$R_5 = 10\Omega$$

$$R_5 = 10\Omega \qquad @ \qquad 0V \le V_T \le 1.3V \\ 6V \le V_T \le V_s$$

muting-on

Referring to the following input stage, the possible attenuation of the input signal and therefore of the output signal can be found using the following expression:



$$A_{T} = \frac{V_{i}}{V_{8}} = \frac{R_{g} + (\frac{R_{8} \cdot R_{5}}{R_{8} + 5})}{(\frac{R_{8} \cdot R_{5}}{R_{8} + R_{5}})}$$

where $R_8 \cong 100 \text{ K}\Omega$

Considering $R_g = 10 \text{ K}\Omega$ the attenuation in the muting-on condition is typically $A_T = 60 \text{ dB}$. In the muting-off condition, the attenuation is very low, tipically 1.2 dB.

A very low current is necessary to drive the threshold voltage V_T because the input resistance at pin 4 is greater than 150 K Ω . The muting function can be used in many cases, when a temporary inhibition of the output signal is requested, for example:

- in switch-on condition, to avoid preamplifier power-on transients (see fig. 22)
- during switching at the input stages.
- during the receiver tuning.

The variable impedance capability at pin 5 can be useful in many application and two examples are shown in fig. 25 and 27, where it has been used to change the feedback network, obtaining 2 different frequency response.

APPLICATION SUGGESTION

The recommended values of the external components are those shown on the application circuit of fig. 21. When the supply voltage V_s is less than 10V, a 100Ω resistor must be connected between pin 2 and pin 3 in order to obtain the maximum output power.

Different values can be used. The following table can help the designer.

Component	Raccom. value	Purpose	Larger than recommended value	Smaller than recommended value	Allowed Min.	l range Max.
$R_g + R_1$	10ΚΩ	Input signal imped. for muting operation	Increase of the atte- nuation in muting-on condition. Decrease of the input sensitivity.	Decrease of the atte- nuation in muting on condition.		
R ₂	10ΚΩ	Feedback resistors	Increase of gain.	Decrease of gain. Increase quiescent current.	9 R ₃	
R ₃	100Ω	T GEODECK TESISTOTS	Decrease of gain.	Increase of gain.		1ΚΩ
R ₄	1Ω	Frequency stability	Danger of oscillation at high frequencies with inductive loads.			
R ₅	100Ω	Increase of the output swing with low supply voltage.			47	330
P ₁	20ΚΩ	Volume poten- tiometer	Increase of the switch-on noise.	Decrease of the input impedance and of the input level.	10ΚΩ	100Ks
C ₁ C ₂ C ₃	0.22 μF	Input DC decoupling.	Higher cost lower noise.	Higher low fre- quency cutoff, Higher noise		
C ₄	2.2μF	Inverting input DC decoupling.	Increase of the switch-on noise.	Higher low fre- quency cutoff.	0.1μF	
C ₅	0.1μF	Supply voltage bypass.		Danger of oscillations.		
C ₆	10 μF	Ripple rejection	Increase of SVR increase of the switch-on time	Degradation of SVR	2.2 μF	100 μF
C ₇	47 μF	Bootstrap.		Increase of the distor- tion at low fre- quency.	10μF	100μF
C ₈	0.22μF	Frequency stability.		Danger of oscillation.		
C ₉	1000 μF	Output DC decoupling.		Higher low fre- quency cutoff,		

THERMAL SHUT-DOWN

The presence of a thermal limiting circuit offers the following advantages:

- 1) An overload on the output (even if it is permanent), or an above limit ambient temperature can be easily tolerated since the T_i cannot be higher than 150°C.
- 2) The heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no possibility of device damage due to high junction temperature.
 If for any reason, the junction temperature increases up to 150°C, the thermal shut-down simply reduces the power dissipation and the current consumption.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); fig. 32 shows this dissipable power as a function of ambient temperature for different thermal resistance.

Fig. 30 - Output power and drain current vs. case temperature.




Fig. 31 - Output power and drain current vs. case temperature





Fig. 32 - Maximum allowable power dissipation vs. ambient temperature.



MOUNTING INSTRUCTION: See TDA1904

TDA1908




8W AUDIO AMPLIFIER

The TDA1908 is a monolithic integrated circuit in 12 lead quad in-line plastic package intended for low frequency power applications. The mounting is compatible with the old types TBA800, TBA810S, TCA830S and TCA940N. Its main features are:

- flexibility in use with a max output curent of 3A and an operating supply voltage range of 4V to 30V;
- protection against chip overtemperature;
- soft limiting in saturation conditions;
- low "switch-on" noise:


- low number of external components;
- high supply voltage rejection;
- very low noise.



ABSOLUTE MAXIMUM RATINGS


V_s	Supply voltage	30	V
I _o	Output peak current (non repetitive)	3.5	Α
I _o	Output peak current (repetitive)	3	Α
P_{tot}	Power dissipation: at $T_{amb} = 80^{\circ}C$	1	W
	at $T_{amb} = 90^{\circ}C$	5	W
T_{stg}, T_{j}	Storage and junction temperature	-40 to 150	°C

APPLICATION CIRCUIT




CONNECTION DIAGRAM


(top view)



SCHEMATIC DIAGRAM



TEST CIRCUIT



* See fig. 12.

THERMAL DATA

R _{th j-tab}	Thermal resistance junction-tab Thermal resistance junction-ambient	max	12	°C/W
R _{th j-amb}		max	(°) 70	°C/W
tirj-airib	,	i i i i i i i i i i i i i i i i i i i	(, , ,	٥,

^(°) Obtained with tabs soldered to printed circuit board with min copper area.

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $T_{amb} = 25^{\circ}C$, R_{th} (heatsink)= 8 °C/W, unless otherwise specified)

	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{s.}	Supply voltage		4		30	V
V _o	Quiescent output voltage	V _s = 4V V _s = 18V V _s = 30V	1.6 8.2 14.4	2.1 9.2 15.5	2.5 10.2 16.8	V
I _d	Quiescent drain current	V _s = 4V V _s = 18V V _s = 30V		15 17.5 21	35	mA
V _{CEsat}	Output stage saturation voltage (each output transistor)	I _C = 1A I _C = 2.5A		0.5 1.3		٧
Po	Output power	$\begin{array}{lll} d = 10\% & f = 1 \text{ KHz} \\ V_S = 9V & R_L = 4\Omega \\ V_S = 14V & R_L = 4\Omega \\ V_S = 18V & R_L = 4\Omega \\ V_S = 22V & R_L = 8\Omega \\ V_S = 24V & R_L = 16\Omega \end{array}$	7 6.5 4.5	2.5 5.5 9 8 5.3		w

ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test	condition	Min.	Тур.	Max	Unit
d	Harmonic distortion	$V_{s} = 24V$	R_{L} = 4Ω 0 mW to 1.5W R_{L} = 4Ω 0 mW to 4W R_{L} = 16Ω 0 mW to 3W		0.1 0.1 0.1		%
Vi	Input sensitivity	V _s = 9V R _L V _s = 14V R _L V _s = 18V R _L V _s = 22V R _L V _s = 24V R _L	= 4Ω P _o = 2.5W = 4Ω P _o = 5.5W = 4Ω P _o = 9W = 8Ω P _o = 8W = 16Ω P _o = 5.3W		37 52 64 90 110		m∨
Vi	Input saturation voltage (rms)	$V_{s} = 9V$ $V_{s} = 14V$ $V_{s} = 18V$ $V_{s} = 24V$		0.8 1.3 1.8 2.4			٧
Ri	Input resistance (pin 8)	f = 1 KHz		60	100		ΚΩ
I _s	Drain current	f = 1 KHz V _s = 14V R _L V _s = 18V R _L V _s = 22V R _L V _s = 24V R _L	= $4\Omega P_0 = 5.5W$ = $4\Omega P_0 = 9W$ = $8\Omega P_0 = 8W$ = $16\Omega P_0 = 5.3W$,	570 730 500 310		mA
η	Efficiency	V _s = 18V R _L = 4	f = 1 KHz Ω P _o = 9W		72		%
BW	Small signal bandwidth (-3 dB)	V _s = 18V R _L	$= 4\Omega$ $P_0 = 1W$	4	10 to 40 00	00	Hz
G _v	Voltage gain (open loop)	f = 1 KHz			75		dB
G _v	Voltage gain (closed loop)	V _s = 18V f = 1 KHz	R _L = 4Ω P _o = 1W	39.5	40	40.5	dB
e _N	Total input noise	(°)	$R_g = 50\Omega$ $R_g = 1K\Omega$ $R_g = 10 K\Omega$		1.2 1.3 1.5	4.0	μV
,		(°°)	$R_g = 50\Omega$ $R_g = 1K\Omega$ $R_g = 10K\Omega$		2.0 2.0 2.2	6.0	μ∨
S/N	Signal to noise ratio	$V_s = 18V$ $P_o = 9W$ $R_L = 4\Omega$	$R_g = 10K\Omega$ $R_g = 0$ (°)		92 94		dB
		N 432	$R_g = 10K\Omega$ (°°)		88 90		dB
SVR	Supply voltage rejection	V _s = 18V f _{ripple} = 100 l	$R_L = 4\Omega$ Hz $R_g = 10K\Omega$	40	50		dB
T _{sd}	Thermal shut-down junction (*)				145		°C

Note:
(°) Weighting filter = curve A.
(°°) Filter with noise bandwidth: 22 Hz to 22 KHz.

Fig. 1 - Quiescent output voltage vs. supply voltage




Fig. 2 - Quiescent drain current vs. supply voltage




Fig. 3 - Output power vs. supply voltage




Fig. 4 - Distortion vs. output power (R_{\perp} = 16 Ω)




Fig. 5 - Distortion vs. output power $(R_1 = 8\Omega)$




Fig. 6 - Distortion vs. output power $(R_1 = 4\Omega)$




Fig. 7 - Distortion vs. frequency ($R_L = 16\Omega$)




Fig. 8 - Distortion vs. frequency $(R_L = 8\Omega)$




Fig. 9 - Distortion vs. frequency ($R_L = 4\Omega$)




Fig. 10 - Open loop frequency response




Fig. 11 - Output power vs. input voltage




Fig. 12 - Values of capacitor C_{\times} versus gain and B_{W}




Fig. 13 - Supply voltage rejection vs. voltage gain




Fig. 14 - Supply voltage rejection vs. source resistance




Fig. 15 - Max power dissipation vs. supply voltage




Fig. 16 - Power dissipation and efficiency vs. output power $(V_s=14V)$




Fig. 17 - Power dissipation and efficiency vs. output power (V_s = 18V)





Fig. 18 - Power dissipation and efficiency vs. output power ($V_s = 24V$)




6/10

SGS-THOMSON MICROFILECTRONICS


APPLICATION INFORMATION

Fig. 19 - Application circuit with bootstrap



* R4 is necessary when V_{S} is less than 10V.

Fig. 20 - P.C. board and component lay-out of the circuit of fig. 19 (1:1 scale)



APPLICATION INFORMATION (continued)

Fig. 21 - Application circuit without bootstrap




Fig. 22 - Output power vs. supply voltage (circuit of fig. 21)





Fig. 23 - Position control for car headlights



APPLICATION SUGGESTION

The recommended values of the external components are those shown on the application circuit of fig. 19.

When the supply voltage V_s is less than 10V, a 100 Ω resistor must be connected between pin 1 and pin 4 in order to obtain the maximum output power.

Different values can be used. The following table can help the designer.

0	Raccom.		Larger than	Smaller than	Allowe	d range
Component	value	Purpose	raccomanded value	raccomanded value	Min.	Max.
R ₁	10 ΚΩ	Close loop gain setting.	Increase of gain.	Decrease of gain. Increase quiescent current.	9 R ₂	
R ₂	100 Ω	Close loop gain setting.	Decrease of gain.	Increase of gain.		R ₁ /9
R ₃	1 Ω	Frequency stability	Danger of oscillation at high frequencies with inductive loads.			
R ₄	100 Ω	Increasing of output swing with low V _s .			47Ω	330Ω
C ₁	2.2 μF	Input DC decoupling.	Lower noise	Higher low fre- quency cutoff. Higher noise.	0.1 μF	
C ₂	0.1 μF	Supply voltage bypass.		Danger of oscillations.		
C ₃	2.2 μF	Inverting input DC decoupling.	Increase of the switch-on noise	Higher low fre- quency cutoff.	0.1 μF	
C ₄	10 μF	Ripple Rejection.	Increase of SVR. Increase of the switch-on time.	Degradation of SVR.	2.2 μF	100 μF
C ₅	47 μF	Bootstrap		Increase of the distortion at low frequency	10 μF	100 μF
C ₆	0.22 μF	Frequency stability.		Danger of oscillation.		
C ₇	1000 μF	Output DC decoupling.		Higher low fre- quency cutoff.		

THERMAL SHUT-DOWN

The presence of a thermal limiting circuit offers the following advantages:

- 1) An overload on the output (even if it is permanent), or an above limit ambient temperature can be easily supported since the T_j cannot be higher than 150°C .
- The heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no possibility of device

damage due to high junction temperature. If, for any reason, the junction temperature increase up to 150°C, the thermal shut-down simply reduces the power dissipation and the current consumption.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); fig. 26 shows the dissipable power as a function of ambient temperature for different thermal resistance.

Fig. 24 - Output power and drain current vs. case temperature




Fig. 25 - Output power and drain current vs. case temperature






Fig. 26 - Maximum power dissipation vs. ambient temperature



MOUNTING INSTRUCTIONS


The thermal power dissipated in the circuit may be removed by soldering the tabs to a copper area on the PC board (see Fig. 27).

Fig. 27 - Mounding example



During soldering, tab temperature must not exceed 260°C and the soldering time must not be longer than 12 seconds.

Fig. 28 - Maximum power dissipation and thermal resistance vs. side "%"



TDA1910



10W AUDIO AMPLIFIER WITH MUTING


The TDA 1910 is a monolithic integrated circuit in MULTIWATT® package, intended for use in Hi-Fi audio power applications, as high quality TV sets.

The TDA 1910 meets the DIN 45500 (d = 0.5%) guaranteed output power of 10W when used at $24V/4\Omega$. At $24V/8\Omega$ the output power is 7W min. Features:

- muting facility
- protection against chip over temperature
- very low noise
- high supply voltage rejection
- low "switch-on" noise.

The TDA 1910 is assembled in MULTIWATT® package that offers:


- easy assembly
- simple heatsink
- space and cost saving
- high reliability.



ABSOLUTE MAXIMUM RATINGS


V_s	Supply voltage	30	V
l _o	Output peak current (non repetitive)	3.5	Α
l _o	Output peak current (repetitive)	3.0	Α
Vi	Input voltage	0 to + V _s	·V
V _i	Differential input voltage	± 7	V
V ₁₁	Muting thresold voltage	V_s	V
P_{tot}	Power dissipation at $T_{case} = 90^{\circ} C$	20	W
T_{stg}^{ret}, T_{j}	Storage and junction temperature	40 to 150	°C

TEST CIRCUIT




June 1988


CONNECTION DIAGRAM (Top view)



SCHEMATIC DIAGRAM




TEST CIRCUIT



(*) See fig. 13.

MUTING CIRCUIT



THERMAL DATA

R _{th j-c}	Thermal resistance junction-case	max	3	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, T_{amb} = 25°C, R_{th} (heatsink) = 4°C/W, unless otherwise specified)

	Parameter	Test condition	Min.	Тур.	Max.	Unit
Vs	Supply voltage		8		30	٧
Vo	Quiescent output voltage	V _S = 18V V _S = 24V	8.3 11.5	9.2 12.4	10 13.4	V
I _d	Quiescent drain current	V _s = 18V V _s = 24V		19 21	32 35	mA
V _{CE sat}	Output stage saturation voltage	I _C = 2A		1		V
		I _C = 3A		1.6] `
P _o	Output power	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	6.5 10 7	7 12 7.5		w
			8.5 15 9	9.5 17 10		w
d	Harmonic distortion			0.2 0.2 0.2	0.5 0.5 0.5	%
d	Intermodulation distortion	$V_s = 24V R_L = 4\Omega P_o = 10W$ $f_1 = 250 \text{ Hz} f_2 = 8 \text{ KHz}$ (DIN 45500)		0.2	-	%
Vi	Input sensitivity			170 220 245		mV
Vi	Input saturation voltage (rms)	V _s = 18V V _s = 24V	1.8 2.4			V
Ri	Input resistance (pin 5)	f = 1 KHz	60	100		ΚΩ
Ι _đ	Drain current	$V_{s} = 24V$ $f = 1 \text{ KHz}$ $R_{L} = 4\Omega$ $P_{o} = 12W$ $R_{L} = 8\Omega$ $P_{o} = 7.5W$		820 475		mA

ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test	condition	Min.	Тур.	Max.	Unit
η	Efficiency	V _s = 24V R _L = 4. R _L = 8.	$f = 1 \text{ KHz}$ $\Omega \qquad P_0 = 12W$ $\Omega \qquad P_0 = 7.5W$		62 65		%
BW	Small signal bandwidth	V _s = 24V F	R _L = 4Ω P _o = 1W	1	0 to 120,0	000	Hz
BW	Power bandwidth	V _s = 24V P _o = 12W	$R_L = 4\Omega$ d $\leq 0.5\%$	4	10 to 15,00	00	Hz
G _v	Voltage gain (open loop)	f = 1 KHz			75		dB
G _v	Voltage gain (closed loop)	V _s = 24V f = 1 KHz	$R_L = 4\Omega$ $P_O = 1W$	29.5	30	30.5	dB
еN	Total input noise		$R_g = 50\Omega$ $R_g = 1K\Omega (\circ)$ $R_g = 10K\Omega$		1.2 1.3 1.5	3.0 3.2 4.0	μV
			$R_g = 50\Omega$ $R_g = 1K\Omega \text{ (°°)}$ $R_g = 10K\Omega$		2.0 2.0 2.2	5.0 5.2 6.0	μ∨
S/N	Signal to noise ratio	$V_{S} = 24V$ $P_{O} = 12W$ $R_{I} = 4\Omega$	$R_g = 10K\Omega$ $R_g = 0$ (°)	97	103 105		dB
		N 412	$R_g = 10K\Omega \qquad (\circ\circ)$ $R_g = 0$	93	100 100		dB
SVR	Supply voltage rejection	V _s = 24V f _{ripple} = 100	R_L = $4Ω$ Hz R_g = $10 KΩ$	50	60		dB
T _{sd}	Thermal shut-down case (*) temperature		P _{tot} = 8W	110	125		°C
MUT	ING FUNCTION (Refer to Mutir	ng circuit)					
V _T	Muting-off threshold voltage (pin 11)			1.9		4.7	V
V_	Muting on threshold voltage			0		13	

VT	Muting-off threshold voltage (pin 11)		1.9		4.7	V
V _T	Muting-on threshold voltage (pin 11)		0		1.3	V
	(pm 11)		6		V _s	
R ₁	Input resistance (pin 1)	Muting off	80	200		ΚΩ
		Muting on		10	30	Ω
R ₁₁	Input resistance (pin 11)		150			ΚΩ
A _T	Muting attenuation	$R_g + R_1 = 10 \text{ K}\Omega$	50	60		dB

Note:

(°) Weighting filter = curve A. (°°) Filter with noise bandwidth: 22 Hz to 22 KHz. (*) See fig. 29 and fig. 30.

Fig. 1 - Quiescent output voltage vs. supply voltage




Fig. 2 - Quiescent drain current vs. supply voltage




Fig. 3 - Open loop frequency response




Fig. 4 - Output power vs. supply voltage




Fig. 5 - Output power vs. supply voltage




Fig. 6 – Distortion vs. output power




Fig. 7 - Distortion vs. output power




Fig. 8 - Output power vs. frequency




Fig. 9 - Output power vs.




Fig. 10 - Output power vs. input voltage




Fig. 11 - Output power vs. input voltage




Fig. 12 - Total input noise vs. source resistance




Fig. 13 - Values of capacitor C_X vs. bandwidth (BW) and gain (G_v)




Fig. 14 - Supply voltage rejection vs. voltage gain




Fig. 15 - Supply voltage rejection vs. source resitance




Fig. 16 - Power dissipation and efficiency vs. output power




Fig. 17 - Power dissipation and efficiency vs. output power





Fig. 18 - Max power dissipation vs. supply voltage



APPLICATION INFORMATION

Fig. 19 - Application circuit without muting




Fig. 20 - PC board and component lay-out of the circuit of fig. 19 (1:1 scale)





Fig. 21 - Application circuit with muting



Performance (circuits of fig. 19 and 21)

 $P_o = 12 W$ (40 to 15000 Hz, d $\leqslant \! 0.5\%$)

 $V_s = 24V$

 $I_d = 0.82A$ $G_v = 30 \text{ dB}$

APPLICATION INFORMATION (continued)

Fig. 22 - Two position DC tone control (10 dB boost 50 Hz and 20 KHz) using change of pin 1 resistance (muting function)




Fig. 23 - Frequency response of the circuit of fig. 22




Fig. 24 - 10 dB 50 Hz boost tone control using change of pin 1 resistance (muting function)




Fig. 25 - Frequency response of the circuit of




Fig. 26 - Squelch function in TV applications






Fig. 27 - Delayed muting circuit



MUTING FUNCTION

The output signal can be inhibited applying a DC voltage V_T to pin 11, as shown in fig. 28


Fig. 28



The input resistance at pin 1 depends on the threshold voltage V_T at pin 11 and is typically.

$$\begin{split} R_1 = & \ 200 \ \text{K}\Omega \quad \text{@} \quad 1.9 \text{V} \leqslant \text{V}_\text{T} \leqslant 4.7 \text{V} \\ R_1 = & \ 10 \ \Omega \quad \text{@} \quad \begin{array}{c} 0 \text{V} \leqslant \text{V}_\text{T} \leqslant 1.3 \text{V} \\ 6 \text{V} \leqslant \text{V}_\text{T} \leqslant \text{V}_\text{S} \\ \end{split} \qquad \qquad \text{muting-on} \end{split}$$

Referring to the following input stage, the possible attenuation of the input signal and therefore of the output signal can be found using the following expression.



Considering $R_g = 10 \text{ K}\Omega$ the attenuation in the muting-on condition is typically $A_T = 60 \text{ dB}$. In the muting-off condition, the attenuation is very low, typically 1.2 dB.

A very low current is necessary to drive the threshold voltage V_T because the input resistance at pin 11 is greater than 150 K Ω . The muting function can be used in many cases, when a temporary inhibition of the output signal is requested, for example:

- in switch-on condition, to avoid preamplifier power-on transients (see fig. 27)
- during commutations at the input stages.
- during the receiver tuning.

The variable impedance capability at pin 1 can be useful in many applications and we have shown 2 examples in fig. 22 and 24, where it has been used to change the feedback network, obtaining 2 different frequency responses.

APPLICATION SUGGESTION

The recommended values of the components are those shown on application circuit of fig. 21. Different values can be used.

The following table can help the designer.

Component	Recomm.	Purpose	Larger than	Smaller than	Allowed range		
	value		recommended value	recommended value	Min.	Max.	
$R_g + R_1$	10ΚΩ	Input signal imped. for muting operation	Increase of the atte- nuation in muting-on condition.Decrease of the input sensitivity.	Decrease of the atte- nuation in muting on condition.			
R ₂	3.3ΚΩ	Close loop gain setting.	Increase of gain.	Decrease of gain. Increase quiescent current.	9 R ₃		
R ₃	100Ω	Close loop gain setting.	Decrease of gain.	Increase of gain.		R ₂ /9	
R ₄	1Ω	Frequency stability	Danger of oscillation at high frequencies with inductive loads.				
P ₁	20ΚΩ	Volume poten- tiometer.	Increase of the switch-on noise.	Decrease of the input impedance and the input level.	10ΚΩ	100ΚΩ	
C ₁ C ₂ C ₃	1 μF 1 μF 0.22 μF	Input DC decoupling.		Higher low fre- quency cutoff.			
C ₄	2.2 μF	Inverting input DC decoupling.	Increase of the switch-on noise.	Higher low fre- quency cutoff.	0.1 μF		
C ₅	0.1 μF	Supply voltage bypass.		Danger of oscillations.	-		
C ₆	10 μF	Ripple Rejection.	Increase of SVR. Increase of the switch-on time.	Degradation of SVR.	2.2 μF	100 μF	
C ₇	47 μF	Bootstrap.		Increase of the distor- tion at low fre- quency.	10 μF	100 μF	
C ₈	0.22 μF	Frequency stability.		Danger of oscillation.			
C ₉	$2200 \ \mu F$ $(R_{L} = 4\Omega)$ $1000 \ \mu F$ $(R_{L} = 8\Omega)$	Output DC decoupling.		Higher low frequency cutoff.	-		

THERMAL SHUT-DOWN

The presence of a thermal limiting circuit offers the following advantages:

- An overload on the output (even if it is permanent), or an above limit ambient temperature can be easily supported since the T_i cannot be higher than 150°C.
- 2) The heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no possibility of device damage due to high junction temperature. If for any reason, the junction temperature increases up to 150°C, the thermal shut-down simply reduces the power dissipation and the current consumption.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); fig. 31 shows this dissipable power as a function of ambient temperature for different thermal resistance.

Fig. 29 - Output power and drain current vs. case temperature




Fig. 30 - Output power and drain current vs. case temperature





Fig. 31 - Maximum allowable power dissipation vs.



MOUNTING INSTRUCTIONS

The power dissipated in the circuit must be removed by adding an external heatsink.

Thanks to the Multiwatt[®] package attaching the heatsink is very simple, a screw or a compression spring (clip) being sufficient. Between the heatsink and the package it is better to insert a layer of silicon grease, to optimize the thermal contact; no electrical isolation is needed between the two surfaces.



TDA 2003V




10W CAR RADIO AUDIO AMPLIFIER

The TDA 2003 has improved performance with the same pin configuration as the TDA 2002. The additional features of TDA 2002, very low number of external components, ease of assembly, space and cost saving, are maintained.

The device provides a high output current capability (up to 3.5A) very low harmonic and cross-over distortion.


Completely safe operation is guaranteed due to protection against DC and AC short circuit between all pins and ground, thermal over-range, load dump voltage surge up to 40V and fortuitous open ground.



ABSOLUTE MAXIMUM RATINGS


V_s	Peak supply voltage (50 ms)	40	. V
V _s	DC supply voltage	28	V
Vs	Operating supply voltage	18	V.
l _o	Output peak current (repetitive)	3.5	Α
10	Output peak current (non repetitive)	4.5	Α
P _{tot}	Power dissipation at T _{case} = 90°C	20	W
T_{stg},T_{j}	Storage and junction temperature	-40 to 150	°C

TEST CIRCUIT




CONNECTION DIAGRAM

(top view)




SCHEMATIC DIAGRAM




THERMAL DATA

$R_{th\ j\text{-case}}$	Thermal resistance junction-case	max	3	°C/W

DC JEST CIRCUIT



AC TEST CIRCUIT



ELECTRICAL CHARACTERISTICS (V_s = 14.4V, T_{amb} = 25°C unless otherwise specified)

	Parameter	l est conditions	win.	Typ.	iviax.	Unit		
DC CHARACTERISTICS (Refer to DC test circuit)								
Vs	Supply voltage		8		18	V		
Vo	Quiescent output voltage (pin 4)		6.1	6.9	7.7	V		
Id	Quiescent drain current (pin 5)			44	50	mA		


AC CHARACTERISTICS (Refer to AC test circuit, $G_v = 40 \text{ dB}$)

Po	Output power	d = 10% f = 1 kHz	$R_{L}=4\Omega$ $R_{L}=2\Omega$ $R_{L}=3.2\Omega$ $R_{L}=1.6\Omega$	5.5 9	6 10 7.5 12	w w w
V _{i(rms)}	Input saturation voltage			300		mV
Vi	Input sensitivity	f = 1 kHz P _o = 0.5W P _o = 6W P _o = 0.5W P _o = 10W	R _L = 4Ω R _L = 4Ω R _L = 2Ω R _L = 2Ω		14 55 10 50	mV mV mV

ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
В	Frequency response (-3 dB)	$P_{O} = 1W$ $R_{L} = 4\Omega$	40 to 15,000			Hz
d	Distortion			0.15 0.15		% %
Ri	Input resistance (pin 1)	f = 1 kHz	70	150		kΩ
G _v	Voltage gain (open loop)	f = 1 kHz f = 10 kHz		80 60		dB dB
G _v	Voltage gain (closed loop)	f = 1 kHz R _L = 4Ω	39.3	40	40.3	dB
e _N	Input noise voltage (0			1	5	μV
iN	Input noise current (0			60	200	pА
η	Efficiency	$f = 1 \text{ kHz}$ $P_0 = 6W \qquad \qquad R_L = 4\Omega$ $P_0 = 10W \qquad \qquad R_L = 2\Omega$		69 65		% %
SVR	Supply voltage rejection		30	36		dB

⁽⁰⁾ Filter with noise bandwidth: 22 Hz to 22 kHz






Fig. 2 - Quiescent drain current vs. supply voltage




Fig. 3 – Output power vs. supply voltage




Fig. 4 - Output power vs. load resistance R₁




Fig. 5 - Gain vs. input sensitivity




Fig. 6 - Gain vs. input sensitivity




Fig. 7 - Distortion vs. output power




Fig. 8 - Distortion vs. frequency




Fig. 9 - Supply voltage rejection vs. voltage gain




Fig. 10 - Supply voltage rejection vs. frequency




Fig. 11 - Power dissipation and efficiency vs. output




Fig. 12 - Power dissipation and efficiency vs. output




Fig. 13 - Maximum power dissipation vs. supply voltage (sine wave operation)




Fig. 14 - Maximum allowable power dissipation vs. ambient temperature





Fig. 15 - Typical values of capacitor (C_X) for different values of frequency response



APPLICATION INFORMATION

Fig. 16 - Typical application circuit




Fig. 17 - P.C. board and component layout for the circuit of fig. 16 (1:1 scale)






Fig. 18 - 20W bridge configuration application circuit (*)




(*) The values of the capacitors C3 and C4 are different to optimize the SVR (Typ.= 40 dB)

Fig. 19 - P.C. board and component layout for the circuit of fig. 18 (1:1 scale)




APPLICATION INFORMATION (continued)

Fig. 20 - Low cost bridge configuration application circuit (*) ($P_0 = 18W$)



(*) In this application the device can support a short circuit between every side of the loudspeaker and ground.

Fig. 21 - P.C. board and component layout for the low-cost bridge amplifier of fig. 20, in stereo version (1:1 scale)



BUILT-IN PROTECTION SYSTEMS

Load dump voltage surge

The TDA 2003 has a circuit which enables it to withstand a voltage pulse train, on pin 5, of the type shown in fig. 23.

If the supply voltage peaks to more than 40V, then an LC filter must be inserted between the supply and pin 5, in order to assure that the pulses at pin 5 will be held within the limits shown in fig. 22.

A suggested LC network is shown in fig. 23. With this network, a train of pulses with amplitude up to 120V and width of 2 ms can be applied at point A. This type of protection is ON when the supply voltage (pulsed or DC) exceeds 18V. For this reason the maximum operating supply voltage is 18V.




Fig. 23

Short-circuit (AC and DC conditions)

The TDA 2003 can withstand a permanent short-circuit on the output for a supply voltage up to 16V.

Polarity inversion

High current (up to 5A) can be handled by the device with no damage for a longer period than the blow-out time of a quick 1A fuse (normally connected in series with the supply).

This feature is added to avoid destruction if, during fitting to the car, a mistake on the connection of the supply is made.

Open ground

When the radio is in the ON condition and the ground is accidentally opened, a standard audio amplifier will be damaged. On the TDA 2003 protection diodes are included to avoid any damage.

Inductive load

A protection diode is provided between pin 4 and 5 (see the internal schematic diagram) to

allow use of the TDA 2003 with inductive loads. In particular, the TDA 2003 can drive a coupling transformer for audio modulation.

DC voltage

The maximum operating DC voltage on the TDA 2003 is 18V.

However the device can withstand a DC voltage up to 28V with no damage. This could occur during winter if two batteries were series connected to crank the engine.

Thermal shut-down

The presence of a thermal limiting circuit offers the following advantages:

- an overload on the output (even if it is permanent), oran excessive ambient temperature can be easily withstood.
- 2) the heat-sink can have a smaller factor compared with that of a conventional circuit. There is no device damage in the case of excessive junction temperature: all that happens is that P_o (and therefore P_{tot}) and I_d are reduced.

Fig. 24 - Output power and drain current vs. case temperature ($R_L = 4 \Omega'$)





Fig. 25 - Output power and drain current vs. case tem-



PRATICAL CONSIDERATION

Printed circuit board

The layout shown in fig. 17 is recommended. If different layouts are used, the ground points of input 1 and input 2 must be well decoupled from the ground of the output through which a rather high current flows.

Assembly suggestion

No electrical insulation is required between the

package and the heat-sink. Pin length should be as short as possible. The soldering temperature must not exceed 260°C for 12 seconds.

Application suggestions

The recommended component values are those sjown in the application circuits of fig. 16. Different values can be used. The following table is intended to aid the car-radio designer.

Component	Recommended value	Purpose	Larger than recommended value	Smaller than recommended value
C1	2.2 μF	Input DC decoupling		Noise at switch-on, switch-off
C2	470 μF	Ripple rejection		Degradation of SVR
C3	0.1 μF	Supply bypassing		Danger of oscillation
C4	1000 μF	Output coupling to load		Higher low frequency cutoff
C5	0.1 μF	Frequency stability		Danger of oscillation at high frequencies with inductive loads
c×	≅ 1/2 π B R1	Upper frequency cutoff	Lower bandwidth	Larger bandwidth
R1	(G _v -1) • R2	Setting of gain		Increase of drain current
R2	2.2 Ω	Setting of gain and SVR	Degradation of SVR	
R3	1 Ω	Frequency stability	Danger of oscillation at high frequencies with inductive loads	
R _X	≅ 20 R2	Upper frequency cutoff	Poor high frequency attenuation	Danger of oscillation







10+10W STEREO AMPLIFIER FOR CAR RADIO

The TDA2004A is a class B dual audio power amplifier in MULTIWATT® package specifically designed for car radio applications; stereo amplifiers are easily designed using this device that provides a high current capability (up to 3.5A) and that can drive very low impedance loads (down to 1.6Ω).

Its main features are:

Low distortion.


Low noise.

High reliability of the chip and of the package with additional safety during operation thanks to protections against:

- output AC short circuit to ground;
- very inductive loads

- overrating chip temperature;
- load dump voltage surge;
- fortuitous open ground;

Space and cost saving: very low number of external components, very simple mounting system with no electrical isolation between the package and the heatsink.



ABSOLUTE MAXIMUM RATINGS

V.	Operating supply voltage	18	V
V.	DC supply voltage	28	V
V_s	Peak supply voltage (for 50ms)	40	V
l _o (*)	Output peak current (non repetitive t = 0.1ms)	4.5	Α
I _o (*)	Output peak current (repetitive f ≥ 10Hz)	3.5	Α
P_{tot}	Power dissipation at $T_{case} = 60^{\circ}C$	30	W
T_{j} , T_{stg}	Storage and junction temperature	-40 to 150	°C

^(*) The max, output current is internally limited.

CONNECTION DIAGRAM

(Top view)




Fig. 1 - Test and application circuit





Fig. 2 - PC board and components layout (scale 1:1)



THERMAL DATA

$R_{th\ j\text{-case}}$	Thermal resistance junction-case	max	3	°C/W	

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, T_{amb} = 25°C, G_v = 50 dB, $R_{th~(heatsink)}$ = 4°C/W, unless otherwise specified)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vs	Supply voltage		8		18	V
V _o	Quiescent output voltage	V _s = 14.4V V _s = 13.2V	6.6 6.0	7.2 6.6	7.8 7.2	V
l _d	Total quiescent drain current	V _s = 14.4V V _s = 13.2V		65 62	120 120	mA mA
I _{SB}	Stand-by current	Pin 3 grounded		5		mA
Po	Output power (each channel)	$ \begin{cases} f = 1 \text{ KHz} & d = 10\% \\ V_s = 14.4V & R_L = 4\Omega \\ R_L = 3.2\Omega \\ R_L = 2\Omega \\ R_L = 1.6\Omega \\ \end{cases} $ $ V_s = 13.2V & R_L = 3.2\Omega \\ R_L = 1.6\Omega \\ V_s = 16V & R_L = 2\Omega \\ \end{cases} $	6 7 9 10 6 9	6.5 8 10(*) 11 6.5 10		w w w w
d	Distortion (each channel)	$ f = 1 \text{ KHz} \\ V_S = 14.4V & R_L = 4\Omega \\ P_O = 50 \text{ mW to 4W} \\ V_S = 14.4V & R_L = 2\Omega \\ P_O = 50 \text{ mW to 6W} \\ V_S = 13.2V & R_L = 3.2\Omega \\ P_O = 50 \text{ mW to 3W} \\ V_S = 13.2V & R_L = 1.6\Omega \\ P_O = 50 \text{ mW to 6W} $		0.2 0.3 0.2 0.3	1 1 1	% % %
СТ	Cross talk	$V_{s} = 14.4V \\ V_{o} = 4 V_{rms} \\ f = 1 KHz \\ f = 10 KHz \\ R_{g} = 5 K\Omega$	50 40	60 45		dB dB
Vi	Input saturation voltage		300			mV
Ri	Input resistance (non inverting input)	f = 1 KHz	70	200		ΚΩ
fL	Low frequency roll off (-3 dB)	$R_L = 4\Omega$ $R_L = 2\Omega$ $R_L = 3.2\Omega$ $R_L = 1.6\Omega$			35 50 40 55	Hz Hz Hz Hz
f _H	High frequency roll off (-3 dB)	$R_L = 1.6\Omega$ to 4Ω	15			KHz
G _v	Voltage gain (open loop)	f = 1 KHz		90		dB

ELECTRICAL CHARACTERISTICS (continued)

	Parameters	Test conditions	Min.	Тур.	Max.	Unit
G _v	Voltage gain (closed loop)	f = 1 KHz	48	50	51	dB
	Closed loop gain matching			0.5		dB
eN	Total input noise voltage	R _g = 10 KΩ(°)		1.5	5	μV
SVR	Supply voltage rejection	f_{ripple} = 100 Hz R _g = 10 K Ω C ₃ = 10 μ F V _{ripple} =0.5V _{rms}	35	45		dB
η	Efficiency	$\begin{array}{lll} V_{S} = 14.4V & f = 1 \text{ KHz} \\ R_{L} = 4\Omega & P_{o} = 6.5W \\ R_{L} = 2\Omega & P_{o} = 10W \\ V_{S} = 13.2V & f = 1 \text{ KHz} \\ R_{L} = 3.2\Omega & P_{o} = 6.5W \\ R_{L} = 1.6\Omega & P_{o} = 10W \\ \end{array}$		70 60 70 60		% % %
Tj	Thermal shut down junction temperature			145		°c

^{(*) 9.3}W without bootstrap.

Fig. 3 - Quiescent output voltage vs. supply voltage




Fig. 4 - Quiescent drain current vs. supply voltage




Fig. 5 - Distortion vs. output power




Fig. 6 - Output power vs. supply voltage G-4300




Fig. 7 - Output power vs. supply voltage





Fig. 8 - Distortion vs. frequency



^(°) Bandwidth filter: 22 Hz to 22 KHz.

Fig. 9 - Distortion vs. frequency




Fig. 10 - Supply voltage rejection vs. C₃




Fig. 11 - Supply voltage rejection vs. frequency




Fig. 12 - Supply voltage rejection vs. values of capacitors C_2 and C_3




Fig. 13 - Supply voltage rejection vs. values of capacitors C₂ and C₃




Fig. 14. - Gain vs. input sensitivity




Fig. 15 - Maximum allowable power dissipation vs. ambient temperature




Fig. 16 - Total power dissipation and efficiency vs.





Fig. 17 - Total power dissipation and efficiency vs.



APPLICATION SUGGESTION

The recommended values of the components are those shown on application circuit of fig. 1. Different values can be used; the following table can help the designer.

Component	Recomm. value	Purpose	Larger than	Smaller than
R ₁	120 ΚΩ	Optimisation of the output signal simmetry	Smaller P _{o max}	Smaller P _{o max}
R ₂ and R ₄	1 ΚΩ	Close loop gain setting (*)	Increase of gain	Decrease of gain
R ₃ and R ₅	3.3 Ω	Close loop gain setting ()	Decrease of gain	Increase of gain
R ₆ and R ₇	1 Ω	Frequency stability	Danger of oscillation at high frequency with inductive load	
C ₁ and C ₂	2.2 μF	Input DC decoupling	High turn-on delay	High turn-on pop Higher low frequency cutoff, Increase of noise.
С3	10 μF	Ripple rejection	Increase of SVR. Increase of the switch-on time.	Degradation of SVR.
C ₄ and C ₆	100 μF	Bootstrapping		Increase of distortion at low frequency.
C ₅ and C ₇	100 μF	Feedback Input DC decoupling.		
C ₈ and C ₉	0.1 μF	Frequency stability.		Danger of oscillation.
C_{10} and C_{11}	1000 μF to 2200 μF	Output DC decoupling.		Higher low-frequency cut-off.

^(*) The closed-loop gain must be higher than 26dB

BUILT-IN PROTECTION SYSTEMS

Load dump voltage surge

The TDA2004A has a circuit which enables it to withstand a voltage pulse train, on pin 9, of the type shown in Fig. 19.

If the supply voltage peaks to more than 40V, then an LC filter must be inserted between the supply and pin 9, in order to assure that the pulses at pin 9 will be held within the limits shown.

A suggested LC network is shown in Fig. 18. With this network, a train of pulse with amplitude up to 120V and with of 2ms.can be applied to point A. This type of protection is ON when the supply voltage (pulse or DC) exceeds 18V. For this reason the maximum operating supply voltage is 18V.

Fig. 18





Fig. 19



Short circuit (AC conditions)

The TDA2004A can withstand an accidental short-circuit from the output to ground caused by a wrong connection during normal working.

Polarity inversion

High current (up to 10A) can be handled by the device with no damage for a longer period than the blow-out time of a quick 2A fuse (normally connected in series with the supply). This feature is added to avoid destruction, if during fitting to the car, a mistake on the connection of the supply is made.

Open ground

When the radio is the ON condition and the ground is accidentally opened, a standard audio amplifier will be damaged. On the TDA2004A protection diodes are included to avoid any damage.

Inductive load

A protection diode is provided to allow use of the TDA2004A with inductive loads.

DC voltage

The maximum operating DC voltage on the TDA2004 is 18V.

However the device can withstand a DC voltage up to 28V with no damage. This could occur during winter if two batteries are series connected to crank the engine.

Thermal shut-down

The presence of a thermal limiting circuit offers the following advantages:

- an overload on the output (even if it is permanent), or an excessive ambient temperature can be easily withstood.
- 2) the heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no device damage in the case of excessive junction temperature: all that happens is the P_o (and therefore P_{tot}) and I_d are reduced.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); Fig. 15 shown this dissipable power as a function of ambient temperature for different thermal resistance.



TDA2005



20W BRIDGE AMPLIFIER FOR CAR RADIO


The TDA2005 is class B dual audio power amplifier in MULTIWATT $^{\circledR}$ package specifically designed for car radio application: power booster amplifiers are easily designed using this device that provides a high current capability (up to 3.5A) and that can drive very low impedance loads (down to 1.6Ω in stereo applications) obtaining an output power of more than 20W (bridge configuration).

High reliability of the chip and package with additional complete safety during operation thanks to protection against:

- output DC and AC short circuit to ground;
- overrating chip temperature
- load dump voltage surge
- fortuitous open ground
- very inductive loads

Flexibility in use: bridge or stereo booster amplifiers with or without boostrap and with programmable gain and bandwidth.

Space and cost saving: very low number of external components, very simple mounting system with no electrical isolation between the package and the heatsink (one screw only). In addition, the circuit offers loudspeaker protection during short circuit for one wire to ground.




ABSOLUTE MAXIMUM RATINGS

٧¸	Operating supply voltage	18	V
V.	DC supply voltage	28	V
V _s	Peak supply voltage (for 50ms)	40	V
l _o (*)	Output peak current (non repetitive t = 0.1ms)	4.5	Α
l _o (*)	Output peak current (repetitive $f \ge 10Hz$)	3.5	Α
P_{tot}	Power dissipation at $T_{case} = 60^{\circ}C$	30	W
T_{stg} , T_j	Storage and junction temperature	-40 to 150	°C


^(*) The max, output current is internally limited.

CONNECTION DIAGRAM

(Top view)



SCHEMATIC DIAGRAM



THERMAL DATA

R _{th j-case} Thermal resistance junction-case		max	3	°C/W
2/17	CT SGS-THOMSON			

BRIDGE AMPLIFIER APPLICATION (TDA 2005M)

Fig. 1 - Test and application circuit (Bridge amplifier)





Fig. 2 - P.C. board and component layout (scale 1:1)



ELECTRICAL CHARACTERISTICS (Refer to the **bridge** application circuit, $T_{amb} = 25^{\circ}$ C, $G_v = 50$ dB, $R_{th~(heatsink)} = 4^{\circ}$ C/W, unless otherwise specified).

	Parameters	Test conditions	Min.	Тур.	Max.	Unit
Vs	Supply voltage		8		18	V
Vos	Output offset voltage(°) (between pin 8 and 10)	V _s = 14.4V V _s = 13.2V			150 150	mV mV
I _d	Total quiescent drain current	V _s = 14.4V R _L = 4Ω		75	150	mA
		$V_s = 13.2V$ R _L = 3.2 Ω		70	160	mA
Po	Output power	d = 10% f = 1 KHz				
		$V_s = 14.4V$ $R_L = 4\Omega$ $R_L = 3.2\Omega$	18 20	20 22		w w
		$V_s = 13.2V$ $R_L = 3.2\Omega$	17	19		w
d	Distortion	$\begin{array}{lll} f = 1 \text{ KHz} \\ V_S = 14.4V & R_L = 4\Omega \\ P_O = 50 \text{ mW to } 15W \\ V_S = 13.2V & R_L = 3.2\Omega \\ P_O = 50 \text{ mW to } 13W \\ \end{array}$			1	% %
V _i .	Input sensitivity	$ f = 1 \text{ KHz} $ $ P_{O} = 2W \qquad R_{L} = 4\Omega $ $ P_{O} = 2W \qquad R_{L} = 3.2\Omega $		9 8		mV mV
Ri	Input resistance	f = 1 KHz	70			ΚΩ
fL	Low frequency roll off (-3 dB)	R _L = 3.2 Ω			40	Hz
f _H	High frequency roll off (-3 dB)	R _L = 3.2 Ω	20			KHz
G _v	Closed loop voltage gain	f = 1 KHz		50		dB
e _N	Total input noise voltage	R _g = 10 KΩ(°°)		3	10	μV
SVR	Supply voltage rejection	R_g = 10 K Ω C_4 = 10 μ F f_{ripple} = 100 Hz V_{ripple} = 0.5 V	45	55		dB
η	Efficiency	$\begin{array}{c} V_S = 14.4V & f = 1 \text{ KHz} \\ P_O = 20W & R_L = 4\Omega \\ P_O = 22W & R_L = 3.2\Omega \\ V_S = 13.2V & f = 1 \text{ KHz} \\ P_O = 19W & R_L = 3.2\Omega \\ \end{array}$		60 60 58		% % %
Тј	Thermal shut-down junction temperature	V _s = 14.4V R _L = 4Ω f = 1 KHz P _{tot} = 13W		145		°C
V _{OSH}	Output voltage with one side of the speaker shorted to ground	$V_s = 14.4V$ $R_L = 4\Omega$ $V_s = 13.2V$ $R_L = 3.2\Omega$			2	V

^(°) For TDA 2005M only. (°°) Bandwidth filter: 22 Hz to 22 KHz.

Fig. 3 - Output offset voltage vs. supply voltage




Fig. 4 - Distortion vs. output power (Bridge amplifier)





Fig. 5 - Distorsion vs. output power (Bridge amplifier)



BRIDGE AMPLIFIER DESIGN

The following considerations can be useful when designing a bridge amplifier.

Parameter		Single ended	
V _{o max}	Peak output voltage (before clipping)	$\frac{1}{2}$ (V _s – 2 V _{CE sat})	V _s – 2 V _{CE sat}
I _{o max}	Peak output current (before clipping)	$\frac{1}{2} \frac{(V_s - 2 V_{CE sat})}{R_L}$	V _s – 2 V _{CE sat}
P _{o max}	rms output po wer (before clipping)	$\frac{1}{4} \frac{(V_s - 2 V_{CE sat})^2}{2 R_L}$	$\frac{(V_s - 2V_{CEsat})^2}{2R_L}$

where: $V_{CE \text{ sat}} = \text{ output transistors saturation voltage}$

 V_S = allowable supply voltage

 $R_L = load impedance.$

Voltage and current swings are twice for a bridge amplifier in comparison with single ended amplifier. In order words, with the same $R_{\rm L}$ the bridge configuration can deliver an output power that is four times the output power of a single ended amplifier, while, with the same max output current the bridge configuration can deliver an output power that is twice the output power of a single ended amplifier. Core must be taken when selecting $V_{\rm s}$ and $R_{\rm L}$ in order to avoid


an output peak current above the absolute maximum rating.

From the expression for $I_{o\ max}$, assuming $V_s=14.4V$ and $V_{CE\ sat}=2V$, the minimum load that can be driven by TDA2005 in bridge configuration is:

$$R_{Lmin} = \frac{V_s - 2 V_{CEsat}}{I_{o max}} = \frac{14.4 - 4}{3.5} = 2.97 \ \Omega$$

BRIDGE AMPLIFIER DESIGN (continued)

Fig. 6 - Bridge configuration.



The voltage gain of the bridge configuration is given by (see fig. 6):

$$G_v = \frac{V_o}{V_i} = 1 + \frac{R_1}{(\frac{R_2 \cdot R_4}{R_2 + R_4})} + \frac{R_3}{R_4}$$


For sufficiently high gains (40 \div 50 dB) it is possible to put $R_2 = R_4$ and $R_3 = 2$ R_1 , simplifying the formula in:

$$G_v = 4 \frac{R_1}{R_2}$$

G _v (dB)	\mathbf{R}_1 (Ω)	$\mathbf{R}_2 = \mathbf{R}_4 (\Omega)$	R ₃ (Ω)
40	1000	39	2000
50	1000	12	2000

STEREO AMPLIFIER APPLICATION (TDA 2005S)

Fig. 7 - Typical application circuit



ELECTRICAL CHARACTERISTICS (Refer to the **stereo** application circuit, $T_{amb} = 25^{\circ}C$, $G_v = 50$ dB, $R_{th (heatsink)} = 4^{\circ}C/W$, unless otherwise specified).

	Parameters	Test conditions	Min.	Тур.	Max.	Unit
Vs	Supply voltage		8		18	V
Vo	Quiescent output voltage	V _s = 14.4V V _s = 13.2V	6.6 6	7.2 6.6	7.8 7.2	V
I _d	Total quiescent drain current	V _s = 14.4V V _s = 13.2V		65 62	120 120	mA mA
Po	Output power (each channel)	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	9 10 2 6	6.5 8 10 11 6.5 10		W W W W W
d .	Distortion (each channel)			0.2 0.3 0.2 0.3	1 1 1 1	% % %
СТ	Cross talk (°)	$ \begin{array}{c c} V_{s} = 14.4V & f = 1 \text{ KHz} \\ R_{L} = 4\Omega & \\ V_{o} = 4V_{rms} \\ R_{g} = 5 \text{ K}\Omega & \\ \end{array} $		60		dB dB
V _i	Input saturation voltage	y o kus	300			mV
Vi	Input sensitivity	f = 1 KHz	2	6 5.5		mV
Ri	Input resistance	f = 1 KHz	70	200		ΚΩ
f _L	Low frequency roll off (-3 dB)	R _L = 2Ω			50	Hz
f _H	High frequency roll off (-3 dB)	R _L = 2Ω	15			KHz
G _v	Voltage gain (open loop)	f = 1 KHz		90		dB
G _v	Voltage gain (closed loop)	f = 1 KHz	48	50	51	dB
ΔG _V	Closed loop gain matching			0.5		dB
e _N	Total input noise voltage	R _g = 10 KΩ (°°)		1.5	5	μV

^(°) For TDA 2005S only. (°°) Bandwidth filter: 22 Hz to 22 KHz.

ELECTRICAL CHARACTERISTICS (continued)

	Parameters	Test conditions	Min.	Тур.	Max.	Unit
SVR	Supply voltage rejection	R_g = 10 K Ω f _{ripple} = 100 Hz C_3 = 10 μ F V_{ripple} = 0.5V	35	45		dB
η	Efficiency	$\begin{array}{lll} V_S = 14.4V & f = 1 \text{ KHz} \\ R_L = 4\Omega & P_o = 6.5W \\ R_L = 2\Omega & P_o = 10W \\ V_S = 13.2V & f = 1 \text{ KHz} \\ R_L = 3.2\Omega & P_o = 6.5W \\ R_L = 1.6\Omega & P_o = 10W \\ \end{array}$		70 60 70 60		% % %
Tj	Thermal shut-down junction temperature			145		°C

Fig. 8 - Quiescent output voltage vs. supply voltage




Fig. 9 - Quiescent drain current vs. supply voltage




Fig. 10 - Distortion vs. output power




Fig. 11 - Output power vs. supply voltage




Fig. 12 - Output power vs. supply voltage





Fig. 13 - Distortion vs. frequency



8/17

Fig. 14 - Distorsion vs. frequency




Fig. 15 - Supply voltage rejection vs. C₃




Fig. 16 - Supply voltage rejection vs. frequency




Fig. 17 - Supply voltage rejection vs. values of capacitors C_2 and C_3




Fig. 18 - Supply voltage rejection vs. values of capacitors C₂ and C₃




Fig. 19 - Gain vs. input sensitivity




Fig. 20 - Gain vs. input sensitivity




Fig. 21 - Total power dissipation and efficiency vs.





Fig. 22 - Total power dissipation and efficiency vs.



APPLICATION SUGGESTION

The recommended values of the components are those shown on Bridge application circuit of fig. 1. Different values can be used, the following table can help the designer.

Component	Recommended Value	Purpose	Larger than	Smaller than	
R ₁	120 KΩ	Optimization of the output symmetry	Smaller P _{o max}	Smaller P _{o max}	
R ₂	1 ΚΩ	Closed loop gain			
R ₃	2 ΚΩ	setting (see BRIDGE AMPLIFIER		·	
R ₄ and R ₅	12 Ω	DESIGN) (*)			
R_6 and R_7	1 Ω	Frequency stability	Danger of oscillation at high frequency with inductive loads		
C ₁	2.2 μF	Input DC decoupling		Higher turn on pop. Higher low frequency	
C ₂	2.2 μF	Optimization of turn on pop and turn on delay.	High turn on delay	cutoff. Increase of noise.	
C ₃	0.1 μF	Supply by pass		Danger of oscillation.	
C ₄	10 μF	Ripple Rejection	Increase of SVR. Increase of the switch-on time.	Degradation of SVR.	
C ₅ and C ₇	100 μF	Bootstrapping		Increase of distortion at low frequency.	
C ₆ and C ₈	220 μF	Feedback input DC decoupling, low frequency cutoff.		Higher low frequency cutoff.	
C ₉ and C ₁₀	0.1 μF	Frequency stability.		Danger of oscillation.	

^(*) The closed loop gain must be higher than 32dB.

APPLICATION INFORMATION

Fig. 23 - Bridge amplifier without boostrap




Fig. 24 - P.C. board and component layout of the circuit of Fig. 23 (1:1 scale)




Fig. 25 - Dual - Bridge amplifier




Fig. 26 - P.C. board and components layout of circuit of Fig. 25 (1:1 scale)




Fig. 27 - Low cost bridge amplifier $(G_v = 42dB)$




Fig. 28 - P.C. and component layout of the circuit of Fig. 27 (1:1 scale)




Fig. 29 \sim 10 + 10W stereo amplifier with tone balance and loudness control




Fig. 30 - Tone control response (circuit of Fig. 29)





Fig. 31 - 20W Bus amplifier



5-4350/1

Fig. 32 – Simple 20W two way amplifier ($F_c = 2KHz$)




Fig. 33 - Bridge amplifier circuit suited for low-gain applications ($G_v = 34dB$)





Fig. 34 - Example of muting circuit



BUILT-IN PROTECTION SYSTEMS

Load dump voltage surge

The TDA2005 has a circuit which enables it to withstand a voltage pulse train, on pin 9, of the type shown in Fig. 36.

If the supply voltage peaks to more than 40V, then an LC filter must be inserted between the supply and pin 9, in order to assure that the pulses at pin 9 will be held withing the limits shown.

A suggested LC network is shown in Fig. 35. With this network, a train of pulses with amplitude up to 120V and width of 2ms can be applied at point A. This type of protection is ON when the supply voltage (pulse or DC) exceeds 18V. For this reason the maximum operating supply voltage is 18V.

Fig. 35





Fig. 36



Short circuit (AC and DC conditions)

The TDA2005 can withstand a permanent short-circuit on the output for a supply voltage up to 16V.

Polarity inversion

High current (up to 10A) can be handled by the device with no damage for a longer period than the blow-out time of a quick 2A fuse (normally connected in series with the supply). This feature is added to avoid destruction, if during fitting to the car, a mistake on the connection of the supply is made.

Open ground

When the radio is in the ON condition and the ground is accidentally opened, a standard audio amplifier will be damaged. On the TDA2005 protection diodes are included to avoid any damage.

Inductive load

A protection diode is provided to allow use of the TDA2005 with inductive loads.

DC voltage

The maximum operating DC voltage for the TDA2005 is 18V.

However the device can withstand a DC voltage up to 28V with no damage. This could occur during winter if two batteries are series connected to crank the engine.

BUILT-IN PROTECTION SYSTEMS (continued)

Thermal shut-down

The presence of a thermal limiting circuit offers the following advantages:

- an overload on the output (even if it is permanent), or an excessive ambient temperature can be easily withstood.
- 2) the heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no device damage in the case of excessive junction temperature: all that happens is that P_o (and therefore P_{tot}) and I_d are reduced.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); Fig. 37 shows the dissipable power as a function of ambient temperature for different thermal resistance.

Loudspeaker protection

The circuit offers loudspeaker protection during short circuit for one wire to ground.

Fig. 37 - Maximum allowable power dissipation vs. ambient temperature




Fig. 38 - Output power and drain current vs. case temperature





Fig. 39 - Output power and drain current vs. case temperature










12W AUDIO AMPLIFIER

The TDA2006 is a monolithic integrated circuit in Pentawatt package, intended for use as a low frequency class "AB" amplifier. At \pm 12V, d = 10% typically it provides 12W output power on a 4Ω load and 8W on a 8Ω . The TDA2006 provides high output current and has very low harmonic and cross-over distortion. Further the device incorporates an original (and patented) short circuit protection system comprising an arrangement for automatically limiting the dissipated power so as to keep the working point of the output transistors within their safe operating area. A conventional thermal shutdown


system is also included. The TDA2006 is pin to pin equivalent to the TDA2030.




ABSOLUTE MAXIMUM RATINGS

V_{s}	Supply voltage	± 15	V
Vi	Input voltage	V_s	
Vi	Differential input voltage	± 12	V
l _o	Output peak current (internally limited)	3	Α
P_{tot}	Power dissipation at T _{case} = 90°C	20	W
T_{stg},T_{j}	Storage and junction temperature	-40 to 150	°C


TEST AND APPLICATION CIRCUIT



CONNECTION DIAGRAM



SCHEMATIC DIAGRAM



THERMAL DATA

R _{th-jcase}	Thermal resistance junction-case		max	3	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the test circuit; $V_s = \pm 12V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

	Paremeter	Test Cond	itions	Min.	Тур.	Max.	Unit
V _s	Supply voltage			± 6		± 15	V
Id	Quiescent drain current				40	80	mA
I _b	Input bias current				0.2	3	μΑ
Vos	Input offset voltage	V _s = ± 15V	V _s = ± 15V				mV
los	Input offset current						nA
Vos	Output offset voltage					± 100	mV
Po	Output power	d = 10% f = 1KHz R _L = 4Ω R _L = 8Ω		6	12 8		w
d	Distortion	$P_o = 0.1 \text{ to 8W}$ $R_L = 4\Omega$ f = 1 KHz			0.2		%
		$P_o = 0.1 \text{ to } 4W$ $R_L = 8\Omega$ $f = 1KHz$			0.1	1	%
Vi	Input sensitivity	P _o = 10W P _o = 6W	f = 1KHz R _L = 4Ω R _L = 8Ω		200 220		m∨ m∨
В	Frequency response (-3dB)	P _o = 8W	$R_L = 4\Omega$	20 Hz to 100 KHz			
Ri	Input resistance (pin 1)			0.5	5		МΩ
G _v	Voltage gain (open loop)	f = 1KHz			75		dB
G _v	Voltage gain (closed loop)			29.5	30	30.5	dB
eN	Input noise voltage	B (-3dB) = 22H	z to 22KHz		3	10	μV
i _N	Input noise current		$R_L = 4\Omega$		80	200	pΑ
SVR	Supply voltage rejection	$R_L = 4\Omega$ $R_g = 22K\Omega$ $f_{ripple} = 100Hz$	(*)	40	50		dB
l _d	Drain current	P _o = 12W P _o = 8W	R _L = 4Ω R _L = 8Ω		850 500		mA mA
Tj	Thermal shutdown junction temperature		-			145	°C

^(*) Referring to Fig. 15, single supply.

Fig. 1 - Output power vs. supply voltage




Fig. 2 – Distortion vs. output power




Fig. 3 - Distortion vs. frequency




Fig. 4 - Distortion vs. frequency




Fig. 5 - Sensitivity vs. output power




Fig. 6 - Sensitivity vs. output power




Fig. 7 - Frequency response with different values of the rolloff capacitor C₈ (see fig. 13)




Fig. 8 - Value of C_8 vs. voltage gain for different bandwidths (see fig. 13)




Fig. 9 - Quiescent current vs. supply voltage




Fig. 10 - Supply voltage rejection vs. voltage gain




Fig. 11 - Power dissipation and efficiency vs. output power




Fig. 12 - Maximum power dissipation vs. supply voltage (sine wave operation)




Fig. 13 - Application circuit with split power supply




Fig. 14 - P.C. board and component layout for the circuit of fig. 13





Fig. 15 - Application circuit with single power supply

Fig. 16 - P.C. board and component layout for the circuit of fig. 15







Fig. 17 - Bridge amplifier configuration with split power supply (Po = 24W, $V_s = \pm 12V$)



PRACTICAL CONSIDERATION

Printed circuit board

The layout shown in Fig. 14 should be adopted by the designers. If different layout are used, the ground points of input 1 and input 2 must be well decoupled from ground of the output on which a rather high current flows.

Assembly suggestion

No electrical isolation is needed between the package and the heat-sink with single supply voltage configuration.

Application suggestion

The recommended values of the components are the ones shown on application circuits of Fig. 13. Different values can be used. The following table can help the designers.


Component	Recommended value	Purpose	Larger than recommended value	Smaller than recommended value		
R ₁	22 ΚΩ	Closed loop gain setting	Increase of gain	Decrease of gain (*)		
R ₂	680Ω	Closed loop gain setting	Decrease of gain (*)	Increase pf gain		
R ₃	22 ΚΩ	Non inverting input biasing	Increase of input impedance	Decrease of input impedance		
R ₄	1Ω ,	Frequency stability	Danger of oscillation at high frequencies with inductive loads			
R ₅	3 R ₂	Upper frequency cutoff	Poor high frequencies attenuation	Danger of oscillation		
C ₁	2.2 μF	Input DC decoupling		Increase of low frequencies cut off		
C ₂	22 μF	Inverting input DC decoupling		Increase of low frequencies cutoff		
C ₃ C ₄	0.1 μF	Supply voltage by pass		Danger of oscillation		
C ₅ C ₆	100 μF	Supply voltage by pass		Danger of oscillation		
C ₇	0.22 μF	Frequency stability		Danger of oscillation		
C ₈	1 2πBR ₁	Upper frequency cutoff	Lower bandwidth	Larger bandwidth		
D_1D_2	1N4001	To protect the device against output voltage spikes.				

^(*) Closed loop gain must be higher than 24dB

SHORT CIRCUIT PROTECTION

The TDA2006 has an original circuit which limits the current of the output transistors. Fig. 18 shows that the maximum output current is a function of the collector emitter voltage; hence the output transistors work within their safe operating area (Fig. 19).


Fig. 18 - Maximum output current vs. voltage V_{Ce(sat)} across each output transistor



This function can therefore be considered as being peak power limiting rather than simple current limiting.

It reduces the possibility that the device gets damaged during an accidental short circuit from AC output to ground.

Fig. 19 - Safe operating area and collector characteristics of the protected power transistor



THERMAL SHUT-DOWN

The presence of a thermal limiting circuit offers the following advantages:

- An overload on the output (even if it is permanent), or an above limit ambient temperature can be easily supported since the T_i cannot be higher than 150°C.
- 2) The heatsink can have a smaller factor of

safety compared with that of a conventional circuit. There is no possibility of device damage due to high junction temperature.

If for any reason, the junction temperature increases up to 150°C, the thermal shutdown simply reduces the power dissipation and the current consumption.

Fig. 20 - Output power and drain current vs. case temperature ($R_L = 4\Omega$)





Fig. 21 - Output power and drain current vs. case temperature ($R_1 = 8\Omega$)



The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); fig. 22 shows the

dissipable power as a function of ambient temperature for different thermal resistances.

Fig. 22 - Maximum allowable power dissipation vs. ambient temperature





Fig. 23 - Example of heatsink



Dimension suggestion

The following table shows the length of the heatsink in fig. 23 for several values of P_{tot} and R_{th} .

P _{tot} (W)	12	8	6
Lenght of heatsink (mm)	60	40	30
R _{th} of heatsink (°C/W)	4.2	6.2	8.3




TDA2007



6+6W STEREO AMPLIFIER

The TDA 2007 is a class AB dual Audio power amplifier assembled in single in line 9 pins package, specially designed for stereo application in music centers TV receivers and portable radios. Its main features are:


- High output power
- High current capability
- Thermal overload protection
- Space and cost saving: very low number of external components and simple mounting thanks to the SIP. 9 package.



ABSOLUTE MAXIMUM RATINGS


٧,	Supply voltage		28	V
l _o	Output peak current (repetitive f ≥ 20 Hz)		3	Α
I _o	Output peak current (non repetitive, $t = 100 \mu s$)		3.5	Α
P _{tot}	Power dissipation at $T_{case} = 70^{\circ} C$		10	W
T_{stg} , T_j	Storage and junction temperature	-40 to	150	°C

STEREO TEST CIRCUIT




CONNECTION DIAGRAM

(Top view)



SCHEMATIC DIAGRAM



THERMAL DATA

R _{th j-case}	Thermal resistance junction-case Thermal resistance junction-ambient			°C/W °C/W
"tn j-amb	Thormal resistance junetion amoient	max	, ,	٠, ٠٠

ELECTRICAL CHARACTERISTICS (Refer to the **stereo** application circuit, $T_{amb} = 25^{\circ}C$, $V_s = 18V$, $G_v = 36$ dB, unless otherwise specified)

Parameters		Test con	Test conditions		Тур.	Max.	Unit
Vs	Supply voltage		-	8		26	V
Vo	Quiescent output voltage				8.5		V
I _d	Total quiescent drain current				48	90	mA
P _o	Output power (each channel)			5.5 5.5	6 6		w
d	Distortion (each channel)	$f = 1 \text{ KHz}, V_S = 18V, R_L = 4\Omega$ $P_O = 100 \text{ mW to } 3W$ $f = 1 \text{ KHz}, V_S = 22V, R_L = 8\Omega$ $P_O = 100 \text{ mW to } 3W$			0.1		%
					0.05		%
СТ	Cross talk (°°°)	R _L = ∞	f = 1 KHz	50	60		dB
		$R_g = 10 \text{ K}\Omega$	f = 10 KHz	40	50		dB
Vi	Input saturation voltage (rms)			300			mV
Ri	Input resistance	f = 1 KHz		70	200		ΚΩ
fL	Low frequency roll off (-3 dB)	B 40 010	011 2200 5		40		Hz
f _H	High frequency roll off (-3 dB)	$R_L = 4\Omega$, C10 =	· C11= 2200 μF		80		KHz
G _v	Voltage gain (closed loop)	f = 1 KHz		35.5	36	36.5	dB
∆ G _v	Closed loop gain matching				0.5		dB
eN	Total input noise voltage	$R_g = 10 \text{ K}\Omega \text{ (°)}$			1.5		μV
		R _g = 10 KΩ (°°)			2.5	8	μV
SVR	Supply voltage rejection (each channel)	$R_g = 10 \text{ K}\Omega$ $f_{ripple} = 100 \text{ Hz}$ $V_{ripple} = 0.5 \text{V}$		43	55		dB
TJ	Thermal shut–down junction temperature				145		°C

^(°) Curve A.

^{(°°) 22} Hz to 22 KHz.

^(°°°) Optimized test box.

Fig. 1 - Stereo test circuit ($G_v = 36 \text{ dB}$)




Fig. 2 - P.C. board and components layout of the circuit of fig. 1 (1:1 scale)




Fig. 3 - Output power vs. supply voltage (d = 0.5%)




Fig. 4 - Output power vs. supply voltage (d = 10%)




Fig. 5 - Quiescent current vs. supply voltage




Fig. 6 - Supply voltage rejection vs. value of capacitor C3




Fig. 7 - Supply voltage rejection vs. frequency




Fig. 8 - Total power dissipation vs. output power




Fig. 9 - Cross-talk vs. frequency




Fig. 10 – Simple short-circuit protection






Fig. 11 - Example of muting circuit



APPLICATION INFORMATION

Fig. 12 - 12W bridge amplifier (d = 0,5%, $G_v = 40dB$)



APPLICATION SUGGESTION

The recommended values of the components are those shown on application circuit of fig. 1. Different values can be used; the following table can help the designer.

Component	Recomm. value	Purpose	Larger than	Smaller than
R1 and R3	1,3 ΚΩ	Q1 1 :	Increase of gain	Decrease of gain
R2 and R4	18 Ω	Close loop gain setting(*)	Decrease of gain	Increase of gain
R5 and R6	1 Ω	Frequency stability	Danger of oscillation at high frequency with inductive load	
C1 and C2	2.2 μF	Input DC decoupling	High turn-on delay	High turn-on pop Higher low frequency cutoff. Increase of noise
C3	2 2 μF	Ripple rejection	Better SVR. Increase of the switch-on time	Degradation of SVR.
C6 and C7	220 µF	Feedback Input DC decoupling		
C8 and C9	0.1 μF	Frequency stability		Danger of oscillation
C10 and C11	1000 μF to 2200 μF	Output DC decoupling		Higher low-frequency cut-off

^(*) The closed loop gain must be higher than 26 dB.






6 + 6W SHORT-CIRCUIT PROTECTED STEREO AMPLIFIER

ADVANCE DATA


- HIGH OUTPUT POWER
- HIGH CURRENT CAPABILITY
- AC SHORT CIRCUIT PROTECTION
- THERMAL OVERLOAD PROTECTION

DESCRIPTION


The TDA2007A is a class AB dual Audio power amplifier assembled in single in line 9 pins package, specially designed for stereo application in music centers TV receivers and portable radios.




STEREO TEST CIRCUIT



PIN CONNECTION (top view)



SCHEMATIC DIAGRAM



THERMAL DATA

R _{th j-case}	Thermal Resistance Junction-case	Max	8	°C/W
R _{th j-amb}	Thermal Resistance Junction-ambient	Max	70	°C/W

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	28	V
l _o	Output Peak Current (repetitive f ≥ 20 Hz)	3	А
I _o	Output Peak Current (non repetitive t = 100 µs)	3.5	Α
P _{tot}	Power Dissipation at T _{case} = 70 °C	10	W
T _{stg} , T _i	Storage and Junction Temperature	- 40 to 150	°C

ELECTRICAL CHARACTERISTICS (refer to the stereo application circuit, T_{amb} = 25 °C, V_s = 18 V, G_v = 36 dB, unless otherwise specified)

Symbol	Parameter	Test Co	nditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage			8		26	V
Vo	Quiescent Output Volt.				8.5		V
I _d	Total Quiescent Drain Current				50	90	mA
Po	Output Power (each channel)	$ f = 100 \; Hz \; to \; 16 \; kHz \\ d = 0.5 \; \% \\ V_s = 18 \; V \qquad \qquad R_L = 4 \; \Omega \\ V_s = 22 \; V \qquad \qquad R_L = 8 \; \Omega $		5.5 5.5	6		W
d	Distortion (each channel)	f = 1 kHz, V _s = 18	$V_s = 22 V$ $V_L = 0.52$ $f = 1 \text{ kHz}, V_s = 18 \text{ V}, R_L = 4 \Omega$ $P_o = 100 \text{ mW to } 3 \text{ W}$		0.1		%
		$f = 1 \text{ kHz}, V_s = 22$ $P_o = 100 \text{ mW to } 3$			0.05		%
СТ	Cross Talk (°°°)	R _L = ∞	f = 1 kHz	50	60		dB
		$R_g = 10 \text{ k}\Omega$	f = 10 kHz	40	50		dB
Vi	Input Sat. Volt. (rms)			300			. mV
Ri	Input Resistance	f = 1 kHz		70	200		kΩ
f∟	Low Frequency Roll Off (- 3 dB)	$R_L = 4 \Omega$, $C10 = 0$	C11 = 2200 μF)		40		Hz
f _H	High Frequency Roll Off (- 3 dB)				80		kHz
Gν	Voltage Gain (closed loop)	f = 1 kHz		35.5	36	36.5	dB
ΔG _v	Closed Loop Gain Matching				0.5		dB
e _N	Total Input Noise	$R_g = 10 \text{ k}\Omega \text{ (°)}$	$R_{\alpha} = 10 \text{ k}\Omega \text{ (°)}$		1.5		μV
	Voltage	$R_g = 10 \text{ k}\Omega \text{ (°°)}$			2.5	8	μV
SVR	Supply Voltage Rejection (each channel)	$R_g = 10 \text{ k}\Omega$ $f_{ripple} = 100 \text{ Hz}$ $V_{ripple} = 0.5 \text{ V}$			55		dB
Tj	Thermal Shut-down Junction Temperature				145		°C

^(°) Curve A. (°°) 22Hz to 22KHz.



Figure 1 : Stereo Test Circuit ($G_V = 36 \text{ dB}$).





Figure 2: P.C. Board and Components layout of the Circuit of Fig.1 (1:1 scale).



APPLICATION SUGGESTION


The recommended values of the components are those shown on application circuit of fig.1. Different values can be used; the following table can help the designer.

Component	Recommanded Value	Purpose	Larger Than	Smaller Than
R1, R3	1.3 kΩ	Close Loop Gain	Increase of Gain	Decrease of Gain
R2 and R4	18 Ω ′	Setting (*)	Decrease of Gain	Increase of Gain
R5 and R6	1 Ω	Frequency Stability	Danger of Oscillation at High Frequency with Inductive Load	
C1 and C2	2.2 μF	Input DC Decoupling	High Turn-on Delay	High Turn-on Pop Higher Low Frequency Cutoff. Increase of Noise
C3	22 μF	Ripple Rejection	Better SVR Increase of the Switch-on Time	Degradation of SVR
C6 and C7	220 μF	Feedback Input DC Decoupling		
C8 and C9	0.1 μF	Frequency Stability		Danger of Oscillation
C10 and C11	1000 μF to 2200 μF	Output DC Decoupling		Higher Low-frequency Cut-off

^(*) The closed loop gain must be higher than 26 dB.

APPLICATION INFORMATION

Figure 3: 12 W Bridge Amplifier (d = 0.5%, $G_V = 40 dB$).









12W AUDIO AMPLIFIER ($V_s=22V, R_{\perp}=4\Omega$)

The TDA2008 is a monolithic class B audio power amplifier in Pentawatt® package designed for driving low impedance loads (down to 3.2Ω). The device provides a high output current capability (up to 3A), very low harmonic and crossover distortion.

In addition, the device offers the following features:

- very low number of external components;
- assembly ease, due to Pentawatt[®] power package with no electrical insulation requirements;

- space and cost saving;
- high reliability;
- flexibility in use;
- thermal protection.




Pentawatt

ORDERING NUMBER: TDA2008V


ABSOLUTE MAXIMUM RATINGS

V_s	DC supply voltage	28	V
l _o	Output peak current (repetitive)	3	Α
lo	Output peak current (non repetitive)	4	Α
P_{tot}	Power dissipation at $T_{case} = 90^{\circ}C$	20	W
T_{stg} , T_j	Storage and junction temperature	-40 to 150	°C
		ł	


TYPICAL APPLICATION CIRCUIT




CONNECTION DIAGRAM (top view)




SCHEMATIC DIAGRAM



DC TEST CIRCUIT



AC TEST CIRCUIT



THERMAL DATA

R _{th j-case} Thermal resistance junction-case	n	nax	3	° C/W

ELECTRICAL CHARACTERISTICS (Refer to the test circuits, $V_s = 22V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

Parameter		Test cor	Test conditions		Тур.	Max.	Unit
Vs	Supply voltage			10		28	٧
Vo	Quiescent output voltage (pin 4)				10.5		V
Id	Quiescent drain current (pin 5)				65	115	mA
Po	Output power	d = 10%	R _L = 8Ω		8		W
		f = 1 KHz	R _L = 4Ω	10	12		W
V _i (RMS)	Input saturation voltage			300			mV
Vi	Input sensitivity	$f = 1 \text{ KHz}$ $P_o = 0.5W$ $P_o = 8W$ $P_o = 0.5W$ $P_o = 12W$	$R_{L} = 8\Omega$ $R_{L} = 8\Omega$ $R_{L} = 4\Omega$ $R_{L} = 4\Omega$		20 80 14 70	·	mV mV mV
В	Frequency response (-3 dB)	$P_o = 1W$ $R_L = 4\Omega$		40 to 15 000		00	Hz
d	Distortion	f = 1 KHz P _o = 0.05 to 4W P _o = 0.05 to 6W			0.12 0.12	1 1	% %
Ri	Input resistance (pin 1)	f = 1 KHz		70	150		ΚΩ
G _v	Voltage gain (open loop)	6 4 441-	D = 00		80		dB
G _v	Voltage gain (closed loop)	f = 1 KHz	R _L = 8Ω	39.5	40	40.5	dB
eN	Input noise voltage	BW= 22Hz to 2	2 64-		1	5	μ٧
i _N	Input noise current	DVV- 22HZ to 2.	2 NH2		60	200	pΑ
SVR	Supply voltage rejection	$V_{ripple} = 0.5V$ $R_g = 10K\Omega$ $R_L = 4\Omega$	f = 100 Hz	30	36		dB

APPLICATION INFORMATION

Fig. 1 - Typical application circuit




Fig. 2 - P.C. board and component layout for the circuit of fig. 1 (1:1 scale)




Fig. 3 - 25W bridge configuration application circuit (°)





Fig. 4 – P.C. board and component layout for the circuit of fig. 3 (1:1 scale)



(°) The value of the capacitors C3 and C4 are different to optimize the SVR (Typ. = 40 dB)

Fig. 5 - Quiescent current vs. supply voltage




Fig. 6 - Output voltage vs. supply voltage




Fig. 7 - Output power vs. supply voltage




Fig. 8 - Distortion vs. frequency




Fig. 9 - Supply voltage rejection vs. frequency





Fig. 10 - Maximum allowable power dissipation vs. ambient temperature



PRACTICAL CONSIDERATIONS

Printed circuit board

The layout shown in Fig. 2 is recommended. If different layouts are used, the ground points of input 1 and input 2 must be well decoupled from the ground of the output through which a rather high current flows.

Assembly suggestion

No electrical insulation is needed between

the package and the heat-sink. Pin length should be as short as possible. The soldering temperature must not exceed 260°C for 12 seconds.

Application suggestions

The recommended component values are those shown in the application circuits of Fig. 1. Different values can be used. The following table is intended to aid the car-radio designer.

Component	Recommended value	Purpose	Larger than recommended value	Smaller than recommended value
C1	2.2µF	Input DC decoupling.		Noise at switch-on, switch-off.
C2	470µF	Ripple rejection.		Degradation of SVR.
C3	0.1μF	Supply bypassing.		Danger of oscillation.
C4	1000μF	Output coupling.		Higher low frequency cutoff.
C5	0.1µF	Frequency stability.		Danger of oscillation at high frequencies with inductive loads.
R1	(G _V -1) • R2	Setting of gain. (*)		Increase of drain current.
R2	2.2Ω	Setting of gain and SVR.	Degradation of SVR.	,
R3	1Ω	Frequency stability.	Danger of oscillation at high frequencies with inductive loads.	

^(*) The closed loop gain must be higher than 26dB.








10+10W HIGH QUALITY STEREO AMPLIFIER

The TDA2009 is class AB dual Hi-Fi Audio power amplifier assembled in Multiwatt[®] package, specially designed for high quality stereo application as Hi-Fi and music centers. Its main features are:


- High output power (10 + 10W min. @ d = 0.5%)
- High current capability (up to 3.5A)
- Thermal overload protection
- Space and cost saving: very low number of external components and simple mounting thanks to the Multiwatt[®] package.



ABSOLUTE MAXIMUM RATINGS


V _s	Supply voltage	28	٧
l _o	Output peak current (repetitive f ≥ 20Hz)	3.5	Α
l _o	Output peak current (non repetitive, $t = 100\mu s$)	4.5	Α
P_{tot}	Power dissipation at $T_{case} = 90^{\circ}C$	20	W
T_{stg} , T_j	Storage and junction temperature	-40 to 150	°C

TEST CIRCUIT




CONNECTION DIAGRAM

(top view)



SCHEMATIC DIAGRAM



THERMAL DATA

R _{th j-case}	Thermal resistance junction-case		max	3	°C/W
		1 .			

ELECTRICAL CHARACTERISTICS (Refer to the **stereo** application circuit, $T_{amb} = 25^{\circ}C$, $V_s = 23V$, $G_v = 36$ dB, unless otherwise specified)

	Parameters	Test c	onditions	Min.	Тур.	Max.	Unit
Vs	Supply voltage			8		28	٧
Vo	Quiescent output voltage	V _s = 23V		-	11		V
I _d	Total quiescent drain current	V _s = 28			55	120	mA
Po	Output power	f = 50 Hz to 10 d = 0.5% V _s = 23V V _s = 18V	6 KHz R _L = 4 Ω R _L = 8 Ω R _L = 4 Ω R _L = 8 Ω	10 5,5	11 6.5 6.5 4		W W W
d	Distortion	$ f = 1 \text{ KHz} $ $V_S = 23V \qquad R_L = 4 \Omega $ $P_O = 100 \text{ mW to 8W} $ $V_S = 23V \qquad R_L = 8 \Omega $ $P_O = 100 \text{ mW to 3W} $			0.05 0.05		%
СТ	Cross talk (°°°)	R _L = ∞	f = 1 KHz	50	65		dB
		$R_g = 10 \text{ K}\Omega$	f = 10 KHz	40	50		dB
v _i	Input saturation voltage (rms)			300			mV
Ri	Input resistance	f = 1 KHz no	n inverting input	70	200		ΚΩ
f_	Low frequency roll off (-3 dB)	$R_1 = 4\Omega$			20		Hz
f _H	High frequency roll off (-3 dB)	7 11 - 432			80		KHz
G _v	Voltage gain (closed loop)	f = 1 KHz		35.5	36	36.5	dB
ΔG _v	Closed loop gain matching				0.5		dB
eN	Total input noise voltage	R _g = 10 KΩ (·)		1.5		μV
		$R_g = 10 \text{ K}\Omega$ (s	··)		2.5	8	μV
SVR	Supply voltage rejection	$R_g = 10 \text{ K}\Omega$ $f_{ripple} = 100 \text{ H}$ $V_{ripple} = 0.5 \text{ V}$			55		dB
TJ	Thermal shut-down junction temperature				145		°c

^(°) Curve A.

^{(°°) 22} Hz to 22 KHz.

^(°°°) Optimized test box.

Fig. 1 - Test and application circuit ($G_v = 36 \text{ dB}$)




Fig. 2 - P.C. board and components layout of the circuit of fig. 1 (1:1 scale)




Fig. 3 - Output power vs. supply voltage




Fig. 4 - Output power vs. supply voltage




Fig. 5 - Distortion vs. output power




Fig. 6 - Distortion vs. frequency




Fig. 7 - Quiescent current vs. supply voltage




Fig. 8 - Supply voltage rejection vs. value of capacitor C3




Fig. 9 - Supply voltage rejection vs. frequency




Fig. 10 - Total power dissipation an efficiency vs. out-




Fig. 11 - Total power dissipation and efficiency vs. output power




Fig. 12 - Cross-talk vs. frequency




Fig. 13 - Output power vs. closed loop gain





Fig. 14 - Output power vs.



APPLICATION INFORMATION

Fig. 15 - Simple short-circuit protection




Fig. 16 - Example of muting circuit




Fig. 17 - 10 + 10W stereo amplifier with tone balance and $\frac{1}{100}$





Fig. 18 - Tone control response (circuit of fig. 17)



APPLICATION INFORMATION (continued)

Fig. 19 - High quality 10 + 20W two way amplifier for stereo music center (one channel only)




Fig. 20 – 18W bridge amplifier (d = 0.5%, $G_v = 40dB$)





Fig. 21 - P.C. board and components layout of the circuit of fig. 20 (1: 1 scale)



APPLICATION SUGGESTION

The recommended values of the components are those shown on application circuit of fig. 1. Different values can be used; the following table can help the designer.

Component	Recomm. value	Purpose	Larger than	Smaller than
R1 and R3	1.2 ΚΩ	01 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Increase of gain	Decrease of gain
R2 and R4	18 Ω	Close loop gain setting(*)	Decrease of gain	Increase of gain
R5 and R6	1 Ω	Frequency stability	Danger of oscillation at high frequency with inductive load	
C1 and C2	2.2 μF	Input DC decoupling	High turn-on delay	High turn-on pop Higher low frequency cutoff. Increase of noise
С3	22 μF	Ripple rejection	Better SVR. Increase of the switch-on time	Degradation of SVR.
C6 and C7	220 μF	Feedback Input DC decoupling.		
C8 and C9	0.1 μF	Frequency stability.		Danger of oscillation.
C10 and C11	1000 μF to 2200 μF	Output DC decoupling.		Higher low-frequency cut-off.

^(*) The closed loop gain must be higher than 26dB

BUILD-IN PROTECTION SYSTEMS

Thermal shut-down

The presence of a thermal limiting circuit offers the following advantages:

- an overload on the output (even it is permanent), or an excessive ambient temperature can be easily withstood.
- the heatsink can have a smaller factor of safety compared with that of a conventional

circuits. There is no device damage in the case of excessive junction temperature: all that happens is that P_o (and therefore P_{tot}) and I_d are reduced.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); fig. 22 shows this dissipable power as a function of ambient temperature for different thermal resistance.

Fig. 22 - Maximum allowable power dissipation vs. ambient temperature





Fig. 23 - Output power vs. case temperature



MOUNTING INSTRUCTIONS

The power dissipated in the circuit must be removed by adding an external heatsink.

Thanks to the MULTIWATT® package attaching the heatsink is very simple, a screw or a compression spring (clip) being sufficient, Between

the heatsink and the package it is better to insert a layer of silicon grease, to optimize the thermal contact; no electrical isolation is needed between the two surfaces.


TDA2009A



10+10W SHORT CIRCUIT PROTECTED STEREO AMPLIFIER

The TDA2009A is class AB dual Hi-Fi Audio power amplifier assembled in Multiwatt® package, specially designed for high quality stereo application as Hi-Fi and music centers. Its main features are:


- High output power (10 + 10W min. @ d = 1%)
- High current capability (up to 3.5A)
- AC short circuit protection
- Thermal overload protection
- Space and cost saving: very low number of external components and simple mounting thanks to the Multiwatt[®] package.



ABSOLUTE MAXIMUM RATINGS


V_s	Supply voltage	28	٧
l _o	Output peak current (repetitive f ≥ 20Hz)	3.5	Α
I _o	Output peak current (non repetitive, $t = 100\mu s$)	4.5	Α
P_{tot}	Power dissipation at $T_{case} = 90^{\circ}C$	20	W
T_{stg} , T_{j}	Storage and junction temperature	-40 to 150	°C

TEST CIRCUIT




CONNECTION DIAGRAM

(Top view)



SCHEMATIC DIAGRAM



THERMAL DATA

D.	-		_	00.044
H _{th j-case}	Thermal resistance junction-case	max	3	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the stereo application circuit, $T_{amb}=25^{\circ}C$, $V_{s}=24V$, $G_{v}=36$ dB, unless otherwise specified)

Parameters		Test Cond	litions	Min.	Тур.	Max.	Unit
Vs	Supply voltage			8		28	V
Vo	Quiescent output voltage	V _s = 24V			11.5		V
I _d	Total quiescent drain current	V _s = 28V			60	120	mA
Po	Output power (each channel)	d = 1% V _s = 24V f = 1KHz	R _L = 4Ω R _L = 8Ω		12.5 7		W
		f = 40Hz to 12.5 $R_{L} = 4\Omega$ $R_{L} = 8\Omega$	≺Hz	10 5			W
		V _s = 18V f = 1KHz	R _L = 4Ω R _L = 8Ω		7 4		W
d	Distortion (each channel)	f = 1KHz $V_s = 24V$ $P_0 = 0.1 \text{ to } 7W$ $P_0 = 0.1 \text{ to } 3.5W$	R _L = 4Ω R _L = 8Ω		0.2 0.1		% %
		$V_s = 18V$ $P_o = 0.1 \text{ to } 5W$ $P_o = 0.1 \text{ to } 2.5W$	R _L = 4Ω R _L = 8Ω		0.2 0.1		% %
СТ	Cross talk	R _L = ∞	f = 1KHz		60		dB
		$R_g = 10K\Omega$	f = 10KHz		50		dB
Vi	Input saturation voltage (rms)			300			mV
Ri	Input resistance	f = 1KHz non	inverting input	70	200		ΚΩ
fL	Low frequency roll of (-3dB)	D = 40			20		Hz
f _H	High frequency roll off (-3dB)	R _L = 4Ω			80		KHz
G _v	Voltage gain (closed loop)	f = 1KHz		35.5	36	36.5	dB
ΔG _v	Closed loop gain matching				0.5		dB
eN	Total input noise voltage	$R_g = 10K\Omega$ (°)			1.5		μV
		$R_g = 10K\Omega (\circ \circ)$			2.5	8	μV
SVR	Supply voltage rejection (each channel)	$\begin{array}{l} R_g = 10 K\Omega \\ f_{ripple} = 100 Hz \\ V_{ripple} = 0.5 V \end{array}$			55		dB
Тј	Thermal shut-down junction temperature				145		°C

⁽o) Curve A

(00) 22Hz to 22KHz

Fig. 1 - Test and application circuit $(G_v = 36dB)$




Fig. 2 - P.C. board components layout of the circuit of fig. 1 (1:1 scale)




Fig. 3 - Output power vs. supply voltage




Fig. 4 - Output power vs. supply voltage




Fig. 5 - Distortion vs. output power




Fig. 6 - Distortion vs. frequency




Fig. 7 - Distortion vs. frequency




Fig. 8 - Quiescent current vs. supply voltage




Fig. 9 - Supply voltage rejection vs. frequency




Fig. 10 - Total power dissipation and efficiency vs. output power





Fig. 11 - Total power dissipation and efficiency vs. output power



APPLICATION INFORMATION

Fig. 12 - Example of muting circuit




Fig. 13 - 10W + 10W stereo amplifier with tone balance and loudness control





Fig. 14 - Tone control response (circuit of fig. 13)



APPLICATION INFORMATION (continued)

Fig. 15 - High quality 20 + 20W two way amplifier for stereo music center (one challel only)




Fig. 16 - 18 W bridge amplifier (d = 1%, $G_v = 40dB$)





Fig. 17 - P.C. board and components layout of the circuit of fig. 16 (1: 1 scale)



APPLICATION SUGGESTION

The recommended values of the components are those shown on application circuit of fig. 1. Different values can be used; the following table can help the designer.

Component	Recomm. value	Purpose	Larger than	Smaller than
R1 and R3	1.2ΚΩ		Increase of gain	Decrease of gain
R2 and R4	18ΚΩ	Close loop gain setting (*)	Decrease of gain	Increase of gain
R5 and R6	1Ω	Frequency stability	Danger of oscillation at high frequency with inductive load	
C1 and C2	2.2μF	Input DC decoupling	High turn-on delay	High turn-on pop Higher low frequency cutoff. Increase of noise
C3	22μF	Ripple rejection	Better SVR. Increase of the Switch-on time	Degradation of SVR
C6 and C7	220μF	Feedback input DC decoupling.	·	
C8 and C9	0.1μF	Frequency stability		Danger of oscillation
C10 and C11	1000μF to 2200μF	Output DC decoupling.		Higher low-frequency cut-off

^(*) Closed loop gain must be higher than 26dB

BUILD-IN PROTECTION SYSTEMS

Thermal shut-down

The presence of a thermal limiting circuit offers the following advantages:

- an overload on the output (even if it is permanent), or an excessive ambient temperature can be easily withstood.
- the heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no device damage in the case

of excessive junction temperature: all that happens is that P_o (and therefore $P_{tot})$ and I_o are reduced.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); fig. 18 shows this dissipable power as a function of ambient temperature for different thermal resistance.

Short circuit (AC Conditions). The TDA2009A can withstand an accidental short circuit from the output and ground made by a wrong connection during normal play operation.

Fig. 18 - Maximum allowable power dissipation vs. ambient temperature




Fig. 19 - Output power vs. case temperature





Fig. 20 - Output power and drain current vs. case temperature



MOUNTING INSTRUCTIONS

The power dissipated in the circuit must be removed by adding an external heatsink. Thanks to the MULTIWATT® package attaching the heatsink is very simple, a screw or a com-

pression spring (clip) being sufficient. Between the heatsink and the package it is better to insert a layer of silicon grease, to optimize the thermal contact; no electrical isolation is needed between the two surfaces.



TDA2030



14W Hi-Fi AUDIO AMPLIFIER

The TDA2030 is a monolithic integrated circuit in Pentawatt® package, intended for use as a low frequency class AB amplifier. Typically it provides 14W output power (d = 0.5%) at 14V/ 4Ω ; at \pm 14V the guaranteed output power is 12W on a 4Ω load and 8W on a 8Ω (DIN45500). The TDA2030 provides high output current and has very low harmonic and cross-over distortion. Further the device incorporates an original (and patented) short circuit protection system comprising an arrangement for automatically limiting the dissipated power so as to keep the

working point of the output transistors within their safe operating area. A conventional thermal shut-down system is also included.



Pentawatt


ORDERING NUMBER: TDA2030H

TDA2030V

ABSOLUTE MAXIMUM RATINGS


V_s	Supply voltage	± 18	V
Vi	Input voltage	V_s	
V _i	Differential input voltage	± 15	V
l _o	Output peak current (internally limited)	3.5	Α
P_{tot}	Power dissipation at $T_{case} = 90^{\circ}C$	20	W
T_{stg} , T_{j}	Storage and junction temperature	-40 to 150	°C

TYPICAL APPLICATION




CONNECTION DIAGRAM

(top view)



TEST CIRCUIT



THERMAL DATA

		,		
$R_{th j-case}$	Thermal resistance junction-case	max	3	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the test circuit; $V_s=\pm~14V$, $T_{amb}=25^{\circ}C$ unless otherwise specified)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _s	Supply voltage		± 6		± 18	V
I _d	Quiescent drain current			40	60	mA
I _b	Input bias current			0.2	2	μА
Vos	Input offset voltage	V _s = ± 18V		± 2	± 20	mV
los	Input offset current	1		± 20	± 200	nA
P _o	Output power	$ d = 0.5\% \qquad G_V = 30 \text{ dB} $ $ f = 40 \text{ to } 15 000 \text{ Hz} $ $ R_L = 4\Omega $ $ R_L = 8\Omega $	12 8	14 9		W
				18 11		W
d	Distortion	P_{o} = 0.1 to 12W R_{L} = 4Ω G_{v} = 30 dB f = 40 to 15 000 Hz		0.2	0.5	%
		$P_{o} = 0.1 \text{ to 8W}$ $R_{L} = 8\Omega$ $G_{v} = 30 \text{ dB}$ f = 40 to 15 000 Hz		0.1	0.5	%
В	Power Bandwidth (–3 dB)	$G_V = 30 \text{ dB}$ $P_O = 12W$ $R_L = 4\Omega$	1	10 to 140 000		Hz
R _i	Input resistance (pin 1)		0.5	5		МΩ
G _v	Voltage gain (open loop)			90		dB
G _v	Voltage gain (closed loop)	f = 1 kHz	29.5	30	30.5	dB
e _N	Input noise voltage	B = 22 Hz to 22 KHz		3	10	μV
i _N	Input noise current			80	200	pА
SVR	Supply voltage rejection	$\begin{array}{ll} R_L = 4\Omega & G_V = 30 \text{ dB} \\ R_g = 22 \text{ k}\Omega & \\ V_{ripple} = 0.5 \text{ V}_{eff} \\ f_{ripple} = 100 \text{ Hz} \end{array}$	40	50		dB
I _d	Drain current	$\begin{array}{cccc} P_O = 14W & R_L = 4\Omega \\ P_O = 9W & R_L = 8\Omega \end{array}$		900 500		mA mA
Тј	Thermal shut-down junction temperature			145		°C

Fig. 1 - Output power vs. supply voltage




Fig. 2 - Output power vs. supply voltage




Fig. 3 - Distortion vs. output




Fig. 4 - Distortion vs. output power




Fig. 5 - Distortion vs. output




Fig. 6 - Distortion vs. frequency




Fig. 7 - Distortion vs. frequency




Fig. 8 - Frequency response with different values of the rolloff capacitor C8 (see fig. 13)




Fig. 9 - Quiescent current vs. supply voltage




Fig. 10 - Supply voltage rejection vs. voltage gain




Fig. 11 - Power dissipation and efficiency vs. output power






Fig. 12 - Maximum power dissipation vs. supply voltage (sine wave operation)



APPLICATION INFORMATION

Fig. 13 - Typical amplifier with split power supply

Fig. 14 - P.C. board and component layout for the circuit of fig. 13 (1:1 scale)



APPLICATION INFORMATION (continued)

Fig. 15 - Typical amplifier with single power supply

Fig. 16 - P.C. board and component layout for the circuit of fig. 15 (1:1 scale)





Fig. 17 - Bridge amplifier configuration with split power supply ($P_o = 28W$, $V_s = \pm 14V$)



PRACTICAL CONSIDERATIONS

Printed circuit board

The layout shown in Fig. 16 should be adopted by the designers. If different layouts are used, the ground points of input 1 and input 2 must be well decoupled from the ground return of the output in which a high current flows.

Assembly suggestion

No electrical isolation is needed between the

package and the heatsink with single supply voltage configuration.

Application suggestions

The recommended values of the components are those shown on application circuit of fig. 13. Different values can be used. The following table can help the designer.

Component	Recomm. value	Purpose	Larger than recommended value	Smaller than recommended value		
R1	22 kΩ	Closed loop gain setting	Increase of gain	Decrease of gain (*)		
R2	680 Ω	Closed loop gain setting	Decrease of gain (*)	Increase of gain		
R3	22 kΩ	Non inverting input biasing	Increase of input impedance	Decrease of input impedance		
R4	1 Ω	Frequency stability	Danger of oscillat. at high frequencies with induct. loads			
R5	≅ 3 R2	Upper frequency cutoff	Poor high frequen- cies attenuation	Danger of oscillation		
C1	1 μF	Input DC decoupling		Increase of low frequencies cutoff		
C2	22 μ F	Inverting DC decoupling		Increase of low frequencies cutoff		
C3,C4	0.1 μF	Supply voltage bypass		Danger of oscil- lation		
C5,C6	100 μF	Supply voltage bypass		Danger of oscil- lation		
C7	0.22 μF	Frequency stability		Danger of oscillat.		
C8	$\cong \frac{1}{2\pi \text{ B R1}}$	Upper frequency cutoff	Smaller bandwidth	Larger bandwidth		
D1,D2	1N4001	To protect the device	rotect the device against output voltage spikes			

^(*) Closed loop gain must be higher than 24dB

SHORT CIRCUIT PROTECTION

The TDA2030 has an original circuit which limits the current of the output transistors. Fig. 18 shows that the maximum output current is a function of the collector emitter voltage; hence the output transistors work within their safe operating area (Fig. 2). This function can there-

fore be considered as being peak power limiting rather than simple current limiting.

It reduces the possibility that the device gets damaged during an accidental short circuit from AC output to ground.

Fig. 18 - Maximum output current vs. voltage [V_{CEsat}] across each output transitor





Fig. 19 - Safe operating area and collector characteristics of the protected power transistor



5-0764/1

THERMAL SHUT-DOWN

The presence of a thermal limiting circuit offers the following advantages:

- An overload on the output (even if it is permanent), or an above limit ambient temperature can be easily supported since the T_j cannot be higher than 150°C.
- The heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no possibility of device damage due to high junction temperature. If

for any reason, the junction temperature increases up to 150° C, the thermal shut-down simply reduces the power dissipation at the current consumption.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); fig. 22 shows this dissipable power as a function of ambient temperature for different thermal resistance.

Fig. 20 - Output power and drain current vs. case temperature ($R_1 = 4\Omega$)




Fig. 21 - Output power and drain current vs. case temperature ($R_L = 8\Omega$)




Fig. 22 - Maximum allowable power dissipation vs. ambient temperature





Fig. 23 - Example of heat-sink



Dimension: suggestion.

The following table shows the length that the heatsink in fig. 23 must have for several values of P_{tot} and $R_{th}\,.$

P _{tot} (W)	12	8	6
Length of heatsink (mm)	60	40	30
R _{th} of heatsink (° C/W)	4.2	6.2	8.3







18W Hi-Fi AMPLIFIER AND 35W DRIVER

The TDA2030A is a monolithic IC in Pentawatt $^{\circledR}$ package intended for use as low frequency class AB amplifier.

With $V_{s max} = 44V$ it is particularly suited for more reliable applications without regulated supply and for 35W driver circuits using low-cost complementary pairs.

The TDA2030A provides high output current and has very low harmonic and cross-over distortion.

Further the device incorporates a short circuit protection system comprising an arrangement for automatically limiting the dissipated power so as to keep the working point of the output transistors within their safe operating area. A conventional thermal shut-down system is also included



Pentawatt


ORDERING NUMBERS: TDA2030A

TDA2030AH

ABSOLUTE MAXIMUM RATINGS


V _s	Supply voltage	± 22	V
V_i	Input voltage	V,	
V _i	Differential input voltage	± 15	V
l _o	Peak output current (internally limited)	3.5	Α
P_{tot}	Total power dissipation at $T_{case} = 90^{\circ}C$	20	W
T_{stg}, T_{j}	Storage and junction temperature	-40 to 150	°C .
		1	

TYPICAL APPLICATION




CONNECTION DIAGRAM

(top view)



TEST CIRCUIT



THERMAL DATA

$R_{th\ j\text{-case}}$	Thermal resistance junction-case	max	3	°C/W
		L		

2/14

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $V_s = \pm 16V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

Parameter		Test o	onditions	Min.	ı. Typ.	Max.	Unit
Vs	Supply voltage			± 6		± 22	V
I _d	Quiescent drain current				50	80	mA
lb	Input bias current	V 22V			0.2	2	μΑ
Vos	Input offset voltage	V _s = ± 22V			± 2	± 20	mV
los	Input offset current				± 20	± 200	nΑ
P _o	Output power	d = 0.5% f = 40 to 1500 V _s = ± 19V	R _L = 4 Ω R _L = 8 Ω	15 10	18 12		W
BW	Power bandwidth	P _O = 15W		13	100		KHz
SR	Slew Rate	P ₀ = 1500	R _L = 4 Ω				
					8		V/μsec
G _v	Open loop voltage gain	f = 1 KHz			80		dB
G _v	Closed loop voltage gain			25.5	26	26.5	dB
d	Total harmonic distortion	P _o = 0.1 to 14V f = 40 to 1500	R _L = 4 Ω		0.08 0.03		. %
		$P_0 = 0.1 \text{ to } 9W$ f = 40 to 1500	R _L =8Ω		0.05		%
d ₂	Second order CCIF intermodulation distortion	P _O = 4W R _L = 4Ω	f ₂ -f ₁ = 1 KHz		0.03		%
d ₃ .	Third order CCIF intermodulation distortion	f ₁ = 14 KHz f ₂ = 15 KHz	2 f ₁ -f ₂ = 13KHz		0.08		%
eN	Input noise voltage	B = curve A			2		.,
		B = 22 Hz to 2	B = 22 Hz to 22 KHz		3	10	μV
iN	Input noise current	B = curve A			50		^
		B = 22 Hz to 2	B = 22 Hz to 22 KHz		80	200	pΑ
S/N	Signal to noise ratio	R _L = 4Ω	P _o = 15W		106		dB
		R _g = 10 KΩ B = curve A	P _o = 1W		94		ub

ELECTRICAL CHARACTERISTICS (continued)

Parameter		Test	conditions	Min.	Тур.	Max.	Unit
Ri	Input resistance (pin 1)	(open loop)	f = 1 KHz	0.5	5		МΩ
SVR	Supply voltage rejection	$R_L = 4 \Omega$ $R_g = 22 K\Omega$	G _v = 26 dB f = 100 Hz		54		dB
Tj	Thermal shut-down junction temperature				145		°C

Fig. 1 - Single supply amplifier





Fig. 2 - Open loop-frequency response



*) Test using noise filters.

Fig. 3 - Output power vs. supply voltage




Fig. 4 - Total harmonic distortion vs. output power(*)




Fig. 5 - Two tone CCIF intermodulation distortion




Fig. 6 - Large signal frequency response




Fig. 7 - Maximum allowable power dissipation vs. ambient temperature




Fig. 8 - Single supply high power amplifier (TDA 2030A + BD907/BD908)





Fig. 9 - P.C. board and component layout for the circuit of fig. 8 (1:1 scale)



Typical performance of the circuit of fig. 8

	Parameter	Test condit	ions	Min.	Тур.	Max.	Unit	
V _s	Supply voltage				36	44	٧	
I _d	Quiescent drain current	V _s = 36V			50		mA	
Po	Output power	d = 0.5%	V _s = 39V		35	L		
		$R_L = 4\Omega$ f = 40Hz to 15KHz	V _s = 36V		28		W	
		d = 10%; f = 1KHz	V _s = 39V		44			
		R _L = 4Ω	V _s = 36V		35		W	
Gν	Voltage gain	f = 1 KHz		19.5	20	20.5	dB	
SR	Slew Rate				8		V/μsec	
d	Total harmonic distortion		f = 1KHz		0.02			
		P _o = 20W f = 40 Hz	to 15 KHz		0.05		%	
Vi	Input sensitivity	G _v = 20 dB P _o = 20W	f = 1 KHz R _L = 4Ω		890		mV	
S/N	Signal to noise ratio	R _L = 4Ω	P _o = 25W		108			
		$R_g = 10 \text{ K}\Omega$ B = curve A	P _o = 4W		100		dB	

Fig. 10 - Output power vs. supply voltage




Fig. 11 - Total harmonic distortion vs. output power




Fig. 12 - Output power vs. input level




Fig. 13 - Power dissipation vs. output power




Fig. 14 - Typical amplifier whit split power supply




Fig. 15 - P.C. board and component layout for the circuit of fig. 14 (1:1 scale)




Fig. 16 - Bridge amplifier whit split power supply (P_o = 34W, V_s = ± 16 V)





Fig. 17 - P.C. board and component layout for the circuit in fig. 16 (1:1 scale)



Multiway speaker systems and active boxes


Multiway loudspeaker systems provide the best possible acoustic performance since each loudspeaker is specially designed and optimized to handle a limited range of frequencies. Commonly, these loudspeaker systems divide the audio spectrum into two or three bands.

To maintain a flat frequency response over the Hi-Fi audio range the bands covered by each loudspeaker must overlap slightly. Imbalance between the loudspeakers produces unacceptable results therefore it is important to ensure that each unit generates the correct amount of acoustic energy for its segmento of the audio spectrum. In this respect it is also important to know the energy distribution of the music spectrum to determine the cutoff frequencies of the crossover filters (see Fig. 18). As an example, a 100W three-way system with crossover frequencies of 400Hz and 3KHz would require 50W for the woofer, 35W for the midrange unit and 15W for the tweeter.

Both active and passive filters can be used for crossovers but today active filters cost significantly less than a good passive filter using aircored inductors and non-electrolytic capacitors. In addition, active filters do not suffer from the typical defects of passive filters:

- power less;
- increased impedance seen by the loudspeaker (lower damping)

Fig. 18 - Power distribution vs. frequency



 difficulty of precise design due to variable loudspeaker impedance.


Obviously, active crossovers can only be used if a power amplifier is provided for each drive unit. This makes it particularly interesting and economically sound to use monolithic power amplifiers.

In some applications, complex filters are not really necessary and simple RC low-pass and high-pass networks (6dB/octave) can be recommended.

The result obtained are excellent beceuse this is the best type of audio filter and the only one free from phase and transient distortion.

The rather poor out of band attenuation of single RC filters means that the loudspeaker

Fig. 19 - Active power filter



must operate linearly well beyond the crossover frequency to avoid distortion.

A more effective solution, named "Active Power Filter" by SGS is shown in Fig. 19.

The proposed circuit can realize combined power amplifiers and 12dB/octave or 18dB/octave high-pass or low-pass filters.

In practice, at the input pins of the amplifier two equal and in-phase voltages are available, as required for the active filter operation.

The impedance at the pin (-) is of the order of 100Ω , while that of the pin (+) is very high, which is also what was wanted.

The component values calculated for $f_c=900\mbox{Hz}$ using a Bessel 3rd order Sallen and Key structure are:

$\mathbf{c}_1 = \mathbf{c}_2 = \mathbf{c}_3$	R ₁	R ₂	R ₃
22nF	8.2ΚΩ	5.6ΚΩ	33KΩ


Using this type of crossover filter, a complete 3-way 60W active loudspeaker system is shown in Fig. 20.

It employs 2nd order Buttherworth filters with the crossover frequencies equal to 300Hz and 3KHz.

The midrange section consists of two filters, a high pass circuit followed by a low pass network. With $V_s=36V$ the output power delivered to the woofer is 25W at d=0.06% (30W at d=0.5%). The power delivered to the midrange and the tweeter can be optimized in the design phase taking in account the loudspeaker efficiency and impedance ($R_L=4\Omega$ to 8Ω).

It is quite common that midrange and tweeter speakers have an efficiency 3dB higher than woofers.

Fig. 20 - 3 way 60W active loudspeaker system ($V_s = 36V$)




Musical instruments amplifiers

Another important field of application for active systems is music.

In this area the use of several medium power amplifiers is more convenient than a single high power amplifier, and it is also more realiable. A typical example (see Fig. 21) consist of four amplifiers each driving a low-cost, 12 inch loud-speaker. This application can supply 80 to 160W rms.


Fig. 21 - High power active box for musical instrument



Transient intermodulation distortion (TIM)

Transient intermodulation distortion is an unfortunate phenomen associated with negativefeedback amplifiers. When a feedback amplifier receives an input signal which rises very steeply, i.e. contains high-frequency components, the feedback can arrive too late so that the amplifiers overloads and a burst of intermodulation distortion will be produced as in Fig. 22. Since transients occur frequently in music this obviously a problem for the designer of audio amplifiers. Unfortunately, heavy negative feedback is frequency used to reduce the total harmonic distortion of an amplifier, which tends to aggravate the transient intermodulation (TIM situation, The best known method for the measurement of TIM consists of feeding sine waves superimposed onto square waves, into the amplifier under test. The output spectrum is then examined using a


Fig. 22 - Overshoot phenomenon in feedback amplifiers



spectrum analyser and compared to the input. This method suffers from serious disadvantages: the accuracy is limited, the measurement is a rather delicate operation and an expensive spectrum analyser is essential. A new approach (see Technical Note 143) applied by SGS to monolithic amplifiers measurement is fast cheapit requires nothing more sophisticated than an oscilloscope – and sensitive – and it can be used down to the values as low as 0.002% in high power amplifiers.

The "inverting-sawtooth" method of measurement is based on the response of an amplifier to a 20KHz sawtooth waveform. The amplifier has no difficulty following the slow ramp but it cannot follow the fast edge. The output will follow the upper line in Fig. 23 cutting of the shaded area and thus increasing the mean level. If this output signal is filtered to remove the sawtooth, direct voltage remains which indicates the amount of TIM distortion, although it is difficult to measure because it is indistinguishable from the DC offset of the amplifier. This problem is neatly avoided in the IS-TIM method

Fig. 23 - 20KHz sawtooth waveform



by periodically inverting the sawtooth waveform at a low audio frequency as shown in Fig. 24. In the case of the sawtooth in Fig. 25 the mean level was increased by the TIM distortion, for a sawtooth in the other direction the opposite is true.

Fig. 24 - Inverting sawtooth waveform




The result is an AC signal at the output whole peak-to-peak value is the TIM voltage, which can be measured easily with an oscilloscope. If the peak-to-peak value of the signal and the peak-to-peak of the inverting sawtooth are measured, the TIM can be found very simply from:

$$TIM = \frac{V_{out}}{V_{sawtooth}} \cdot 100$$

In Fig. 25 the experimental results are shown for the 30W amplifier using the TDA2030A as a driver and a low-cost complementary pair. A simple RC filter on the input of the amplifier to limit the maximum signal slope (SS) is an effective way to reduce TIM.

Fig. 25 - TIM distortion vs. output power




The diagram of Fig. 26 originated by SGS can be used to find the Slew-Rate (SR) required for a given output power or voltage and a TIM design target.

For example if an anti-TIM filter with a cutoff at 30 KHz is used and the max. peak-to-peak output voltage is 20 V then, referring to the diagram, a Slew-Rate of $6 \text{V}/\mu \text{s}$ is necessary for 0.1% TIM.

As shown Slew-Rates of above $10V/\mu s$ do not contribute to a further reduction in TIM.

Slew-Rates of $100/\mu s$ are not only useless but also a disadvantage in Hi-Fi audio amplifiers because they tend to turn the amplifier into a radio receiver.

Fig. 26 - TIM design diagram ($f_C = 30KHz$)



Power supply

Using monolithic audio amplifier with non-regulated supply voltage it is important to design the power supply correctly. In any working case it must provide a supply voltage less than the maximum value fixed by the IC breakdown voltage.

It is essential to take into account all the working conditions, in particular mains fluctuations and supply voltage variations with and without load. The TDA2030A ($V_{s\,max}=44V$) is particularly suitable for substitution of the standard IC power amplifiers (with $V_{s\,max}=36V$) for more reliable applications.


An example, using a simple full-wave rectifier followed by a capacitor filter, is shown in the table and in the diagram of Fig. 27.

A regulated supply is not usually used for the power output stages because of its dimensioning must be done taking into account the power to supply in the signal peaks. They are only a small percentage of the total music signal, with consequently large overdimensioning of the circuit.

Even if with a regulated supply higher output power can be obtained (V_s is constant in all working conditions), the additional cost and power dissipation do not usually justify its use. Using non-regulated supplies, there are fewer designe restriction. In fact, when signal peaks are present, the capacitor filter acts as a flywheel supplying the required energy.

In average conditions, the continuous power supplied is lower. The music power/continuous power ratio is greater in this case than for the case of regulated supplied, with space saving and cost reduction.

Fig. 27 - DC characteristics of 50W non-regulated supply



Mains (220V)	Secondary	DC output voltage (V _O)			
	voltage	I _O = 0	I _O = 0.1A	I _O = 1A	
+20%	28.8V	43.2V	42V	37.5V	
+15%	27.6V	41.4V	40.3V	35.8V	
+10%	26.4V	39.6V	38.5V	34.2V	
	24V	36.2V	35V	31V	
-10%	21.6V	32.4V	31.5V	27.8V	
-15%	20.4V	30.6V	29.8V	26V	
-20%	19.2V	28.8V	28V	24.3V	

Application suggestion

The recommended values of the components are those shown on application circuit of Fig. 14.

Different values can be used. The following table can help the designer.

Component	Recommended value	Purpose	Larger than recommended value	Smeller than recommended value	
R1	22ΚΩ	Closed loop gain setting.	Increase of gain.	Decrease of gain. *	
R2	080Ω	Closed loop gain setting.	Decrease of gain. *	Increase of gain.	
R3	22ΚΩ	Non inverting input biasing.	Increase of input impedance.	Decrease of input impedance.	
R4	1Ω	Frequency stability.	Danger of oscillation at high frequencies with inductive loads.		
R5	≅ 3 R2	Upper frequency cutoff.	Poor high frequencies attenuation.	Danger of oscillation.	
C1	1μF	Input DC decoupling.		Increase of low frequencies cutoff.	
C2	22µF	Inverting DC decoupling.		Increase of low frequencies cutoff.	
C3, C4	0.1µF	Supply voltage bypass.		Danger of oscillation.	
C5, C6	100μF	Supply voltage bypass.		Danger of oscillation.	
C7	0.22µF	Frequency stability.		Larger bandwidth.	
C8	$\cong \frac{1}{2\pi B R1}$	Upper frequency cutoff.	Smaller bandwidth.	Larger bandwidth.	
D1, D2	1N4001	To protect the device against output voltage spikes.			

^{*} The value of closed loop gain must be higher than 24dB.

SHORT CIRCUIT PROTECTION

The TDA2030A has an original circuit which limits the current of the output transistors. This function can be considered as being peak power limiting rather than simple current limiting. It reduces the possibility that the device gets damaged during an accidental short circuit from AC output to ground.

THERMAL SHUT-DOWN

The presence of a thermal limiting circuit offers the following advantages:


- An overload on the output (even if it is permanent), or an above limit ambient temperature can be easily supported since the T_j cannot be higher than 150°C.
- The heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no possibility of device damage due to high junction temperature. If for any reason, the junction temperature increases up to 150°C, the thermal shut-down simply reduces the power dissipation and the current consumption.



20W Hi-Fi AUDIO POWER AMPLIFIER

The TDA2040 is a monolithic integrated circuit in Pentawatt® package, intended for use as an audio class AB amplifier. Typically it provides 22W output power (d = 0.5%) at $V_{\rm s} = 32V/4\Omega$. The TDA2040 provides high output current and has very low harmonic and cross-over distortion. Further the device incorporates a patented short circuit protection system comprising an arrangement for automatically limiting the dissipated power so as to keep the working point of the output transistors within their safe operating


area. A thermal shut-down system is also included.



ABSOLUTE MAXIMUM RATINGS


V_s	Supply voltage	± 20	V
Vi	Input voltage	V_s	
Vi	Differential input voltage	± 15	V
l ₀ .	Output peak current (internally limited)	4	Α
P_{tot}	Power dissipation at T _{case} = 75°C	25	W
T_{stg} , T_j	Storage and junction temperature	-40 to 150	°C

TEST CIRCUIT




CONNECTION DIAGRAM

(Top view)



SCHEMATIC DIAGRAM



THERMAL DATA

R _{th j-case}	Thermal resistance junction-case	max	3	°C/W
		1		

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $V_s=\pm 16V$, $T_{amb}=25^{\circ}C$ unless otherwise specified)

	Parameter	Test o	conditions	Min.	Тур.	Max.	Unit
Vs	Supply voltage			± 2.5		± 20	V
I _d	Quiescent drain current	V _s = ± 4.5V				30	mA
					45	100	mA
I _b	Input bias current	V _s = ± 20V			0.3	1	μΑ
Vos	Input offset voltage				± 2	± 20	mV
Ios	Input offset current					±200	nA
P _o	Output power	d = 0.5% f = 1 KHz	$T_{case} = 60^{\circ} \text{C}$ $R_{L} = 4\Omega$ $R_{L} = 8\Omega$	20	22 12		w
		f = 15 KHz	R _L = 4Ω	15	18		w
вw	Power bandwidth	P _o = 1W	R _L = 4Ω		100		KHz
G _v	Open loop voltage gain	f = 1 KHz			80		dB
G _v	Closed loop voltage gain	T - T KHZ		29.5	30	30.5	dB
d	Total harmonic distortion	P _o = 0.1 to 10W	R _L = 4Ω f = 40 to 15000Hz f = 1 KHz		0.08 0.03		%
e _N	Input noise voltage	B = curve A			2		
		B = 22 Hz to 22	KHz		3	100 1 ± 20 ±200	μ∨
i _N	Input noise current	B = curve A			50		 -^
		B = 22 Hz to 22	KHz		80	200	pΑ
Ri	Input resistance (pin 1)			0.5	5		МΩ
SVR	Supply voltage rejection	$R_L = 4\Omega$ $R_g = 22 K\Omega$ $V_{ripple} = 0.5 V_{rn}$	G _V = 30 dB f = 100 Hz	. 40	50		dB
η	Efficiency	f = 1 KHz P _o = 12W P _o = 22W	R _L = 8Ω R _L = 4Ω		66 63		%
Tj	Thermal shut-down junction temperature				145		°c

Fig. 1 - Output power vs. supply voltage




Fig. 2 - Output power vs. supply voltage




Fig. 3 - Output power vs. supply voltage




Fig. 4 - Distortion vs. frequency




Fig. 5 - Supply voltage rejection vs. frequency




Fig. 6 - Supply voltage rejection vs. voltage gain




Fig. 7 - Quiescent drain current vs. supply voltage




Fig. 8 - Open loop gain vs. frequency






Fig. 9 - Power dissipation vs. output power



APPLICATION INFORMATION

Fig. 10 - Amplifier with split power supply (*)



 $\begin{aligned} &V_{S}=\pm\ 16V\\ &R_{L}=4\Omega\\ &P_{O}\geqslant 15W\ (d=0.5\%) \end{aligned}$

Fig. 11 - P.C. board and components layout of the circuit of fig. 10 (1:1 scale)






Fig. 12 - Amplifier with single supply (*)



* In the case of highly inductive loads protection diodes may be necessary.

Fig. 13 - P.C. board and components layout of the circuit of fig. 12 (1:1 scale)



APPLICATION INFORMATION (continued)

Fig. 14 - 30W Bridge amplifier with split power supply




Fig. 15 - P.C. board and components layout for the circuit of fig. 14 (1:1 scale)




Fig. 16 - Two way Hi-Fi system with active crossover




Fig. 17 - P.C. board and component layout of the circuit of fig. 16 (1:1 scale)





Fig. 18 - Frequency response



Multiway speaker systems and active boxes

Multiway loudspeaker systems provide the best possible acoustic performance since each loudspeaker is specially designed and optimized to handle a limited range of frequencies. Commonly, these loudspeaker systems divide the audio spectrum into two, three or four bands.

To maintain a flat frequency response over the Hi-Fi audio range the bands covered by each loudspeaker must overlap slightly. Imbalance between the loudspeakers produces unacceptable results therefore it is important to ensure that each unit generates the correct amount of acoustic energy for its segment of the audio spectrum. In this respect it is also important to know the energy distribution of the music spectrum determine the cutoff frequencies of the crossover filters (see Fig. 19). As an example, a 100W three-way system with crossover frequencies of 400Hz and 3KHz would require 50W for the woofer, 35W for the midrange unit and 15W for the tweeter.

Both active and passive filters can be used for crossovers but today active filters cost significantly less than a good passive filter using aircored inductors and non-electrolytic capacitors. In addition, active filters do not suffer from the typical defects of passive filters:

- power loss
- increased impedance seen by the loudspeaker (lower damping)
- difficulty of precise design due to variable loudspeaker impedance

Fig. 19 - Power distribution vs. frequency





Fig. 20 - Active power filter



Obviously, active crossovers can only be used if a power amplifier is provided for each drive unit. This makes it particularly interesting and economically sound to use monolithic power amplifiers. In some applications, complex filters are not really necessary and simple RC low-pass and high-pass networks (6dB/octave) can be recommended.

The results obtained are excellent because this is the best type of audio filter and the only one free from phase and transient distortion.

The rather poor out of band attenuation of single RC filters means that the loudspeaker must operate linearly well beyond the crossover frequency to avoid distortion.

A more effective solution, named "Active Power Filter" by SGS is shown in Fig. 20.

The proposed circuit can realize combined power amplifiers and 12dB/octave or 18dB/octave highpass or low-pass filters.

In practice, at the input pins of the amplifier two equal and in-phase voltages are available, as required for the active filter operation.

The impedance at the pin (-) is of the order of 100Ω , while that of the pin (+) is very high, which is also what was wanted.

The component values calculated for $f_c=900 \mbox{Hz}$ using a Bessel 3rd order Sallen and Key structure are:

C1 = C2 = C3	R1	R2	R3
22nF	8.2ΚΩ	5.6ΚΩ	33ΚΩ

In the block diagram of Fig. 21 is represented an active loudspeaker system completely realized using power integrated circuit, rather than the traditional discrete transistors on hybrids, very high quality is obtained by driving the audio spectrum into three bands using active crossovers (TDA2320A) and a separate amplifier and loudspeakers for each band.

A modern subwoofer/midrange/tweeter solution is used.

SHORT CIRCUIT PROTECTION


The TDA2040 has an original circuit which limits the current of the output transistors. This function can be considered as being peak power limiting rather than simple current limiting. The TDA2030A is thus protected against temporary overloads or short circuit. Should the short circuit exist for a longer time the thermal shut down protection keeps the junction temperature within safe limits.

THERMAL SHUT-DOWN

The presence of a thermal limiting circuit offers the following advantages:

- An overload on the output (even if it is permanent), or an above limit ambient temperature can be easily supported since the T_j cannot be higher than 150°C.
- 2) The heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no possibility of device damage due to high junction temperature. If for any reason, the junction temperature increase up to 150°C, the thermal shut-down simply reduces the power dissipation and the current consumption.

Fig. 21 - High power active loudspeaker system using TDA2030A and TDA2040



PRACTICAL CONSIDERATION

Printed circuit board

The layout shown in Fig. 11 should be adopted by the designers. If different layouts are used, the ground points of input 1 and input 2 must be well decoupled from the gorund return of the output in which a high current flows.

Assembly suggestion

No electrical isolation is needed between the package and the heatsink with single supply voltage configuration.

Application suggestions

The recommended values of the components are those shown on application circuit of Fig. 10. Different values can be used. The following table can help the designer.

Component	Recomm. value	Purpose	Larger than recommended value	Smaller than recommended value
R1	22 ΚΩ	Non inverting input biasing	Increase of input impedance	Decrease of input impedance
R2	080Ω	Closed loop gain setting	Decrease of gain (*)	Increase of gain
R3	22K Ω	Closed loop gain setting	Increase of gain	Decrease of gain (*)
R4	4.7Ω	Frequency stability	Danger of oscillation at high frequencies with inductive loads	
C1	1μF	Input DC decoupling		Increase of low frequencies cutoff
C2	22μF	Inverting DC decoupling		Increase of low frequencies cutoff
C3, C4	0.1μF	Supply voltage bypass		Danger of oscillation
C5, C6	220μF	Supply voltage bypass		Danger of oscillation
C 7	0.1μF	Frequency stability		Danger of oscillation

^(*) The value of closed loop gain must be higher than 24dB.



32W Hi-Fi AUDIO POWER AMPLIFIER


PRELIMINARY DATA

- HIGH OUTPUT POWER (50W MUSIC POWER IEC 268.3 RULES)
- HIGH OPERATING SUPPLY VOLTAGE (50V)
- SINGLE OR SPLIT SUPPLY OPERATIONS
- VERY LOW DISTORTION
- SHORT CIRCUIT PROTECTION (OUT TO GND)
- THERMAL SHUTDOWN

DESCRIPTION


The TDA 2050 is a monolithic integrated circuit in Pentawatt package, intended for use as an audio class AB audio amplifier. Thanks to its high power capability the TDA2050 is able to provide up to 35W true rms power into 4 ohm load @ THD = 10%, $V_S = \pm 18V$, f = 1KHz and up to 32W into 80hm load @ THD = 10%, $V_S = \pm 22V$, f = 1KHz.

Moreover, the TDA 2050 delivers typically 50W music power into 4 ohm load over 1 sec at $V_{S=22.5V}$, f=1KHz.



The high power and very low harmonic and cross-over distortion (THD = 0.05% typ, @ $V_S = \pm 22V$, $P_O = 0.1$ to 15W, R_L =80hm, f = 100Hz to 15KHz) make the device most suitable for both HiFi and high class TV sets.

TEST AND APPLICATION CIRCUIT




1/11


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	±25	V
Vi	Input Voltage	Vs	
Vi	Differential Input Voltage	±15	V
lo	Output Peak Current (internally limited)	5	Α
P _{tot}	Power Dissipation T _{CASE} = 75°C	25	W
T _{stg} , T _j	Storage and Junction Temperature	-40 to 150	°C

PIN CONNECTION (Top view)



SCHEMATIC DIAGRAM



THERMAL DATA

Symbol	Description		Value	Unit
R _{th j-case}	Thermal Resistance junction-case	Max	3	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the Test Circuit, $V_S = \pm 18V$, $T_{amb} = 25^{\circ}C$, f = 1 kHz; unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply Voltage Range		±4.5		±25	V
ld	Quiescent Drain Current	$V_S = \pm 4.5V$ $V_S = \pm 25V$		30 55	50 90	mA mA
lb	Input Bias Current	V _S = ±22V		0.1	0.5	μА
Vos	Input Offset Voltage	$V_S = \pm 22V$			±15	mV
los	Input Offset Current	$V_S = \pm 22V$			±200	nA
Po	RMS Output Power	$\label{eq:decomposition} \begin{split} d &= 0.5\% \\ R_L &= 4\Omega \\ R_L &= 8\Omega \\ V_S &= \pm 22V \; R_L = 8\Omega \end{split}$	24 22	28 18 25		W W W
		$\begin{aligned} &d=10\%\\ &R_L=4\Omega\\ &R_L=8\Omega\\ &V_S=\pm 22V\ R_L=8\Omega \end{aligned}$		35 22 32	-	W W W
	Music Power IEC268.3 RULES	d = 10%; T = 1s $V_S = \pm 22.5V; R_L = 4\Omega$		50		W
d	Total Harmonic Distortion	$\begin{aligned} R_L &= 4\Omega\\ f &= 1\text{kHz}, P_O = 0.1 \text{ to } 24W\\ f &= 100\text{Hz to } 10\text{kHz}, P_O = 0.1 \text{ to } 18W \end{aligned}$		0.03	0.5 0.5	% %
-		$\begin{split} V_S &= \pm 22 V \; R_L = 8 \Omega \\ f &= 1 \text{kHz}, \; P_O = 0.1 \; \text{to} \; 20 W \\ f &= 100 \text{Hz} \; \text{to} \; 10 \text{kHz}, \; P_O = 0.1 \; \text{to} \; 15 W \end{split}$		0.02	0.5	% %
SR	Slew Rate		5	8		V/μs
G _V	Open Loop Voltage Gain			80		dB
Gv	Closed Loop Voltage Gain		30	30.5	31	dB
BW	Power Bandwidth (-3dB)	$R_L = 4\Omega$ $V_i = 200mV$	2	0 to 80,00	00	Hz
e _N	Total Input Noise	curve A B = 22Hz to 22kHz		4 5	10	μV μV
Ri	Input Resistance (pin 1)		500			kΩ
SVR	Supply Voltage Rejection	$R_s = 22k\Omega$; $f = 100Hz$; $V_{ripple} = 0.5Vrms$		45		dB
η	Efficiency	$P_0 = 28W; R_L = 4\Omega$		65		%
	·	$\begin{aligned} P_O &= 25W; \ R_L = 8\Omega; \\ V_S &= \pm 22V \end{aligned}$		67		%
T _{sd-j}	Thermal Shut-down Junction Temperature			150		°C

Figure 1: Split Supply Typical Application Circuit





Figure 2: P.C. Board and Components Layout of the Circuit of Fig. 1 (1:1)



SPLIT SUPPLY APPLICATION SUGGESTIONS

The recommended values of the external components are those shown on the application circuit

of fig. 2. Different values can be used. The following table can help the designer.

Component	Recommended Value	Purpose	Larger than Recommended Value	Smaller than Recommended Value
R1	22kΩ	Input Impedance	Increase of Input Impedance	Decrease of Input Impedance
R2	680Ω	Feedback Resistor	Decrease of Gain (*)	Increase of Gain
R3	22kΩ		Increase of Gain	Decrease of Gain (*)
R4	2.2Ω	Frequency Stability	Danger of Oscillations	
C1	1μF	Input Decoupling DC		Higher Low-frequency cut-off
C2	22μF	Inverting Input DC Decoupling	Increase of Switch ON/OFF Noise	Higher Low-frequency cut-off
C3 C4	100nF	Supply Voltage Bypass		Danger of Oscillations
C5 C6	220μF	Supply Voltage Bypass		Danger of Oscillations
C7	0.47μF	Frequency Stability		Danger of Oscillations

^(*) The gain must be higher than 24dB

PRINTED CIRCUIT BOARD

The layout shown in fig. 2 should be adopted by the designers. If different layouts are used, the ground points of input 1 and input 2 must be well decoupled from the ground return of the output in which a high current flows.

Figure 3: Single Supply Typical Application Circuit





Figure 4: P.C. Board and Components Layout of the Circuit of Fig. 3 (1:1)



SINGLE SUPPLY APPLICATION SUGGESTIONS

The recommended values of the external components are those shown on the application circuit

of fig. 3. Different values can be used. The following table can help the designer.

Component	Recommended Value	Purpose	Larger than Recommended Value	Smaller than Recommended Value
R1, R2, R3	22kΩ	Biasing Resistor		
R4	22kΩ	Feedback Resistors	Increase of Gain	Decrease of Gain (*)
R5	680Ω	reeuback nesistors	Decrease of Gain (*)	Increase of Gain
R6	2.2Ω	Frequency Stability	Danger of Oscillations	
C1	2.2μF	Input Decoupling DC		Higher Low-frequency cut-off
C2	100μF	Supply Voltage Rejection	Worse Turn-off Transient Worse Turn-on Delay	
C3	1000μF	Supply Voltage Bypass		Danger of Oscillations Worse of Turn-off Transient
C4	22μF	Inverting Input DC Decoupling	Increase of Switching ON/OFF	Higher Low-frequency cut-off
C5	100nF	Supply Voltage Bypass		Danger of Oscillations
C6	0.47μF	Frequency Stability		Danger of Oscillations
C7	1000μF	Output DC Decoupling		Higher Low-frequency cut-off

^(*) The gain must be higher than 24dB

NOTE

If the supply voltage is lower than 40V and the load is 8ohm (or more) a lower value of C2 can

be used (i.e. 22µF).

C7 can be larger than 1000uF only if the supply voltage does not exceed 40V.

TYPICAL CHARACTERISTICS (Split Supply Test Circuit unless otherwise specified)

Figure 5: Output Power vs. Supply Voltage




Figure 6: Distortion vs. Output Power




Figure 7: Output Power vs. Supply Voltage




Figure. 9: Distortion vs. Frequency




Figure 11: Quiescent Current vs. Supply Voltage




Figure 8: Distortion vs. Output Power




Figure 10: Distortion vs. Frequency




Figure 12: Supply Voltage Rejection vs. Frequency




Figure 13: Supply Voltage Rejection vs. Frequency (Single supply) for Different values of C2 (circuit of fig. 3)




Figure 14: Supply Voltage Rejection vs. Frequency (Single supply) for Different values of C2 (circuit of fig. 3)




Figure 15: Total Power Dissipation and Efficiency vs. Output Power





Figure 16: Total Power Dissipation and Efficiency vs. Output Power



SHORT CIRCUIT PROTECTION

The TDA 2050 has an original circuit which limits the current of the output transistors. The maximum output current is a function of the collector emitter voltage; hence the output transistors work within their safe operating area. This function can therefore be considered as being peak power limiting rather than simple current limiting.

It reduces the possibility that the device gets damaged during an accidental short circuit from AC output to ground.

THERMAL SHUTDOWN


The presence of a thermal limiting circuit offers the following advantages:

- An overload on the output (even if it is permanent), or an above limit ambient temperature can be easily tolerated since the Tj cannot be higher than 150°C.
- 2)The heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no possibility of device damage due to high junction temperature. If for any reason, the junction temperature increases up to 150°C, the thermal shutdown simply reduces the power dissipation and the current consumption.

The maximum allowable power dissipation depends upon the thermal resistance junction-ambi-

ent. Fig. 17 shows this dissipable power as a function of ambient temperature for different thermal resistance.

Figure 17: Maximum Allowable Power Dissipation vs. Ambient Temperature



MOUNTING INSTRUCTIONS

The power dissipated in the circuit must be removed by adding an external heatsink.

Thanks to the PENTAWATT package, the heatsink mounting operation is very simple, a screw or a compression spring (clip) being suffi-


cient. Between the heatsink and the package is better to insert a layer of silicon grease, to optimize the thermal contact; no electrical isolation is needed between the two surfaces. Fig. 18 shows an example of heatsink.

Dimension suggestion

The following table shows the length that the heatsink in fig. 18 must have for several values of Ptot and Rth.

P _{tot} (W)	12	8	6
Lenght of heatsink (mm)	60	40	30
R _{th} of heatsink (°C/W)	4.2	6.2	8.3

Figure 18: Example of heat-sink



APPENDIX A

A.1 - MUSIC POWER CONCEPT

MUSIC POWER is (according to the IEC clauses n.268-3 of Jan 83) the maximum power which the amplifier is capable of producing across the rated load resistance (regardless of non linearity) 1 sec after the application of a sinusoidal input signal of frequency 1 KHz.

According to this definition our method of measurement comprises the following steps:

- Set the voltage supply at the maximum operating value;
- Apply a input signal in the form of a 1KHz tone burst of 1 sec duration: the repetition period of the signal pulses is 60 sec;
- The output voltage is measured 1 sec from the start of the pulse;
- Increase the input voltage until the output signal shows a THD=10%;
- The music power is then V²_{out} /RL, where Vout is the output voltage measured in the condition of point 4 and RL is the rated load impedance;

The target of this method is to avoid excessive dissipation in the amplifier.

A.2 - INSTANTANEOUS POWER

Another power measurement (MAXIMUM IN-STANTANEOUS OUTPUT POWER) was proposed by IEC in 1988 (IEC publication 268-3 subclause 19.A).

We give here only a brief extract of the concept, and a circuit useful for the measurement.

The supply voltage is set at the maximum operating value.

The test signal consists of a sinusoidal signal whose frequency is 20 Hz, to which are added alternate positive and negative pulses of 50 μs duration and 500 Hz repetition rate. The amplitude of the 20 Hz signal is chosen to drive the amplifier to its voltage clipping limits, while the amplitude of the pulses takes the amplifier alternately into its current-overload limits.

A circuit for generating the test signal is given in fig. 19.

The load network consists of a 40 μ F capacitor, in series with a 1 ohm resistor. The capacitor limits the current due to the 20 Hz signal to a low value, whereas for he short pulses the effective load impedance is of the order of 1 ohm, and a high output current is produced.

Using this signal and load network the measurement may be made without causing excessive dissipation in the amplifier. The dissipation in the 1 ohm resistor is much lower than a rated output


power of the amplifier, because the duty-cycle of the high output current is low.

By feeding the amplifier output voltage to the X-plates of an oscilloscope, and the voltage across the 1 ohm resistor (representing the output current) to the Y=plates, it is possible to read on the display the value of the maximum instantaneous output power.

The result of this test applied at the TDA 2050 is:

PEAK POWER = 100W typ

Figure 19: Test circuit for peak power measurement









40W Hi-Fi AUDIO POWER AMPLIFIER

PRODUCT PREVIEW


- HIGH OUTPUT POWER
 (60W/4Ω MUSIC POWER IEC 268.3 RULES)
- HIGH OPERATING SUPPLY VOLTAGE (±25V)
- SINGLE OR SPLIT SUPPLY OPERATIONS
- VERY LOW DISTORTION
- SHORT CIRCUIT PROTECTION (OUT TO GND)
- THERMAL SHUTDOWN

DESCRIPTION

The TDA 2051 is a monolithic integrated circuit in Pentawatt package, intended for use as an audio class AB amplifier. Thanks to its high power capability the TDA2051 is able to provide up to 40W typ. into 4 ohm load @ THD = 10%, $V_S = \pm 18V$, f = 1KHz and up to 33W into 8ohm load @ THD = 10%, $V_S = \pm 22V$, f = 1KHz.

Moreover, the TDA 2051 delivers typically 60W music power into 4 ohm load over 1 sec at V_S = 22.5V, f = 1KHz.


The very low harmonic and crossover distortion



performances make the device the most suitable for Hi-Fi field application.

The low external component count and the good power dissipation capability of the Pentawatt Package allowes stereo sets reduced in cost/space due to both, low number of external parts and reduced heatsink area due to optimized heatsink efficiency.

TEST AND APPLICATION CIRCUIT




March 1991

1/8


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	±25	V
Vi	Input Voltage	Vs	
Vi	Differential Input Voltage	±15	V
lo	Output Peak Current (internally limited)	6	Α
P _{tot}	Power Dissipation T _{CASE} = 70°C	36	W
T _{stg} , T _i	Storage and Junction Temperature	-40 to 150	°C

PIN CONNECTION (Top view)



SCHEMATIC DIAGRAM



THERMAL DATA

Symbol	Description		Value	Unit
R _{th j-case}	Thermal Resistance junction-case	Max	2.5	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the Test Circuit, $V_S = \pm 18V$, $T_{amb} = 25^{\circ}C$, f = 1 kHz; unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply Voltage Range		±5		<u>+</u> 25	V
ld	Quiescent Drain Current	$V_S = \pm 4.5V$ $V_S = \pm 25V$		50 100		mA mA
lb	Input Bias Current	V _S = ±22V		0.3		μΑ
Vos	Input Offset Voltage	V _S = ±22V			±20	mV
los	Input Offset Current	$V_S = \pm 22V$			±200	nA
Po	RMS Output Power	$d = 10\%; \text{ rms values}$ $R_L = 4\Omega$ $R_L = 8\Omega$ $V_S = \pm 22V R_L = 8\Omega$ $d = 1\%; \text{ rms values}$		40 22 33		W W W
		$R_L = 4\Omega$ $R_L = 8\Omega$ $V_S = \pm 22V$ $R_L = 8\Omega$	-	30 17 25		W W W
	Music Power IEC268.3 RULES	d = 10%; T = 1s $V_S = \pm 22.5V; R_L = 4\Omega$		60		w
d	Total Harmonic Distortion	$R_L = 4\Omega$; $P_O = 0.1$ to 20W $f = 1$ kHz, $f = 4$ 0Hz to 15kHz		0.02 0.1		%
		$V_S = \pm 22V$ $R_L = 8\Omega$; $P_O = 0.1$ to 20W $f = 1kHz$ $f = 40Hz$ to 15kHz		0.02 0.1		%
SR	Slew Rate			6		V/µs
G∨	Open Loop Voltage Gain		-	80		dB
G∨	Closed Loop Voltage Gain		30	30.5	31	dB
e _N	Total Input Noise	B = curve A B = 22Hz to 22kHz		4 5	10	μV μV
Ri	Input Resistance (pin 1)		500			kΩ
SVR	Supply Voltage Rejection	$\begin{array}{l} R_L = 4\Omega \; G_V = 30 dB \\ R_s = 22 k \Omega; \; f = 100 Hz; \\ V_{ripple} = 0.5 V rms \end{array} \label{eq:ripple}$		45		dB
η	Efficiency	$P_{O} = 30W; R_{L} = 4\Omega$		65		%
		$\begin{aligned} P_O &= 25W; \ R_L = 8\Omega; \\ V_S &= \pm 22V \end{aligned}$		67		%
T _{sd-j}	Thermal Shut-down Junction Temperature			160		°C

Figure 1: Split Supply Typical Application Circuit





Figure 2: P.C. Board and Components Layout of the Circuit of Fig. 1 (1:1)



SPLIT SUPPLY APPLICATION SUGGESTIONS

The recommended values of the external components are those shown on the application circuit

of fig. 2. Different values can be used. The following table can help the designer.

Component	Recommended Value	Purpose	Larger than Recommended Value	Smaller than Recommended Value
R1	22kΩ	Input Impedance	Increase of Input Impedance	Decrease of Input Impedance
R2	680Ω			Increase of Gain
R3	22kΩ		Increase of Gain	Decrease of Gain (*)
R4	2.2Ω	Frequency Stability	Danger of Oscillations	
C1	1μF	Input Decoupling DC		Higher Low-frequency cut-off
C2	22μF	Inverting Input DC Decoupling	Increase of Switch ON/OFF Noise	Higher Low-frequency cut-off
C3 C4	100nF	Supply Voltage Bypass		Danger of Oscillations
C5 C6	220μF	Supply Voltage Bypass		Danger of Oscillations
C7	0.47μF	Frequency Stability		Danger of Oscillations

^(*) The gain must be higher than 24dB

PRINTED CIRCUIT BOARD

The layout shown in fig. 2 should be adopted by the designers. If different layouts are used, the

ground points of input 1 and input 2 must be well decoupled from the ground return of the output in which a high current flows.

TYPICAL CHARACTERISTICS (Split Supply Test Circuit unless otherwise specified)

Figure 3: Output Power vs. Supply Voltage




Figure 5: Output Power vs. Supply Voltage




Figure 7: Total Power Dissipation and Efficiency vs. Output Power




Figure 4: Distortion vs. Output Power




Figure 6: Distortion vs. Output Power





Figure 8: Total Power Dissipation and Efficiency vs. Output Power



6/8

SHORT CIRCUIT PROTECTION

The TDA 2051 has an original circuit which limits the current of the output transistors. The maximum output current is a function of the collector emitter voltage; hence the output transistors work within their safe operating area. This function can therefore be considered as being peak power limiting rather than simple current limiting.


It reduces the possibility that the device gets damaged during an accidental short circuit from AC output to ground.

THERMAL SHUTDOWN

The presence of a thermal limiting circuit offers the following advantages:

- An overload on the output (even if it is permanent), or an above limit ambient temperature can be easily tolerated since the Tj cannot be higher than 160°C.
- 2)The heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no possibility of device damage due to high junction temperature. If or any reason, the junction temperature increases up to 160°C, the thermal shutdown

Figure 9: Maximum Allowable Power Dissipation vs. Ambient Temperature



simply reduces the power dissipation and the current consumption.

The maximum allowable power dissipation depends upon the thermal resistance junction-ambient. Fig. 9 shows this dissipable power as a function of ambient temperature for different thermal resistance.

MOUNTING INSTRUCTIONS

The power dissipated in the circuit must be removed by adding an external heatsink.


Thanks to the PENTAWATT package, the heatsink mounting operation is very simple, a screw or a compression spring (clip) being sufficient. Between the heatsink and the package is better to insert a layer of silicon grease, to optimize the thermal contact; no electrical isolation is needed between the two surfaces. Fig. 18 shows an example of heatsink.

Dimension suggestion

The following table shows the length that the heatsink in fig. 10 must have for several values of Ptot and Rth.

P _{tot} (W)	12	8	6
Lenght of heatsink (mm)	60	40	30
R _{th} of heatsink (°C/W)	4.2	6.2	8.3

Figure 10: Example of heat-sink



APPENDIX A

A.1 - MUSIC POWER CONCEPT

MUSIC POWER is (according to the IEC clauses n.268-3 of Jan 83) the maximum power which the amplifier is capable of producing across the rated load resistance (regardless of non linearity) 1 sec after the application of a sinusoidal input signal of frequency 1 KHz.

According to this definition our method of measurement comprises the following steps:

 Set the voltage supply at the maximum operating value -10%; Apply a input signal in the form of a 1KHz tone burst of 1 sec duration: the repetition period of the signal pulses is 60 sec;

- The output voltage is measured 1 sec from the

start of the pulse;

- Increase the input voltage until the output signal shows a THD=10%:

- The music power is then V²_{out} /RL, where Vout is the output voltage measured in the condition of point 4 and RL is the rated load impedance;

The target of this method is to avoid excessive dissipation in the amplifier.




TDA2052

60W Hi-Fi AUDIO POWER AMPLIFIER WITH MUTE / STAND-BY

PRODUCT PREVIEW

- SUPPLY VOLTAGE RANGE UP TO ±25V
- SPLIT SUPPLY OPERATION
- HIGH OUTPUT POWER (UP TO 60W MUSIC POWER)
- LOW DISTORTION
- MUTE/STAND-BY FUNCTION
- NO SWITCH ON/OFF NOISE
- AC SHORT CIRCUIT PROTECTION
- THERMAL SHUTDOWN




DESCRIPTION

The TDA2052 is a monolithic integrated circuit in Heptawatt package, intended for use as audio class AB amplifier in TV or Hi-Fi field application. Thanks to the wide voltage range and to the high out current capability it's able to supply the hig-

hest power into booth 4Ω and 8Ω loads even in presence of poor supply regulation.

The built in muting/Stand-by function simplifies the remote operations avoiding also switching on-off noises.

TEST AND APPLICATION CIRCUIT




April 1991


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	DC Supply Voltage	±25	V
lo	Output Peak Current (internally limited)	6	A
P _{tot}	Power Dissipation T _{case} = 70°C	30	W
Top	Operating Temperature Range	0 to +70	°C
T _{sta} , T _i	Storage and Junction Temperature	-40 to +150	°C

PIN CONNECTION (Top view)



BLOCK DIAGRAM



THERMAL DATA

Symbol	Description		Value	Unit
R _{th j-case}	Thermal Resistance Junction-case	Max	2.5	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $V_{S\pm}$ 18V; f=1KHz; $T_{amb}=25^{\circ}C$, unless otherwise specified.)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply Range		<u>±</u> 6		±25	V
ld	Total Quiescent Drain Current	$V_S = \pm 25V$		50	100	mA
lb	Input Bias Current			0.3		μΑ
V_{IS}	Input Offset Voltage				<u>+</u> 20	mV
l _{IS}	Input Offset Current				±200	nA
Po	Music Output Power	IEC2683 Rules (t = 1s) $V_S = \pm 22.5$, $R_L = 4Ω$, $d = 10%$		60		W
Po	Output Power	$\label{eq:local_control_control} \begin{split} d &= 10\% \\ RL &= 4\Omega \\ R_L &= 8\Omega \\ V_S &= \pm 22V, R_L = 8\Omega \end{split}$		40 22 30		W W W
		$\begin{aligned} d &= 1\% \\ R_L &= 4\Omega \\ R_L &= 8\Omega \\ V_S &= \pm 22V, R_L = 8\Omega \end{aligned}$		30 17 24		W W W
d	Total Harmonic Distortion	P_{O} = 0.1 to 20W; R_{L} = 4 Ω f = 40Hz to 15KHz P_{O} = 0.1 to 12W; R_{L} = 4 Ω f = 40Hz to 15KHz		0.1		%
SR	Slew Rate			6		V/µs
Gv	Open Loop Voltage Gain			80		dB
Gv	Closed Loop Voltage Gain			30		dB
en	Total Input Noise	A Curve f = 20Hz to 20KHz		5	10	μV μV
Ri	Input Resistance		500			ΚΩ
SVR	Supply Voltage Rejection	f = 100Hz		50		dB
Ts	Thermal Shutdown			150		°C

MUTE/STAND-BY FUNCTION

VT _{ST-BY}	Stand-by - Mute Threshold		1.7		٧
VT _{MUTE}	Mute Threshold		3		٧
Id _{ST-BY}	Quiescent Current @ Stand-by		1	3	mA
ATT _{ST-BY}	Stand-by Attenuation		90		dB
ATT _{MUTE}	Mute Attenuation	60	70		dB





MINIDIP STEREO PREAMPLIFIER

- WIDE SUPPLY VOLTAGE RANGE (3 TO 36V)
- SINGLE OR SPLIT SUPPLY OPERATION
- VERY LOW CURRENT CONSUMPTION (0.8mA)
- VERY LOW DISTORTION
- NO POP-NOISE
- SHORT CIRCUIT PROTECTION

The TDA2320A is a stereo class A preamplifier intended for application in portable cassette

players and high quality audio systems.

The TDA2320A is a monolithic integrated circuit a 8 lead minidip.



Minidip Plastic


ORDERING NUMBER: TDA 2320A

ABSOLUTE MAXIMUM RATINGS

V_s	Supply voltage	36	V
P_{tot}	Total power dissipation at T _{amb} = 70°C	400	mW
T_{stg} , j	Storage and junction temperature	-40 to 150	°C


TYPICAL APPLICATION:


Stereo preamplifier for cassette players



CONNECTION AND BLOCK DIAGRAM


(top view)





SCHEMATIC DIAGRAM

(one section)



TEST CIRCUITS

Fig. 1





Fig. 2



THERMAL DATA

R _{th j-amb} Thermal resistance junction-ambient	max	200	°C/W
-----------------------------------------------------------	-----	-----	------

ELECTRICAL CHARACTERISTICS (Refer to the test circuits, $V_s = 15V$, $T_{amb} = 25^{\circ}C$, unless otherwise specified)

	Parameter	Test o	conditions	Min.	Тур.	Max.	Unit
V _s	Supply voltage (*)			3		36	V
I _s	Supply current (*)				0.8	2	mA
I _b	Input bias current				150	500	nA
Vos	Input offset voltage	$R_q < 10 \text{ K}\Omega$			1	5	mV
los	Input offset current				10	50	nA
G _v	Open loop voltage gain		f = 333 Hz		80		
		V _s = 15V	f = 1 KHz		70		dB
			f = 10 KHz		50		1
		V _s = 4.5V	f = 1 KHz		70]
Vo	Output voltage swing (*)	f = 1 KHz	V _s = 15V		13		,,
		R _L = 600Ω	V _s = 4.5V		2.5		Vpp
В	Gain-bandwidth product	f = 20 KHz		1.5	2.5		MHz
BW	Power bandwidth (*)	V _o = 5 Vpp d = 1%		40	70		KHz
SR	Slew rate (*)			1	1.6		V/μS
d	Distortion (*)	V _o = 2V	f = 1 KHz		0.03		0/
		G _v = 20 dB	f = 10 KHz		0.08		%
eN	Total input noise	Curve A	$R_g = 50\Omega$		1		
	voitage (**)		$R_g = 600\Omega$		1.1	1.4	μ∨
			$R_q = 5 K\Omega$		1.5		1
		B = 22 Hz to	$R_g = 50\Omega$		1.3		
		22 KHz	$R_q = 600\Omega$		1.5		μV
			$R_q = 5 K\Omega$		2		İ
		f = 1 KHz	$R_a = 600\Omega$		9		nV/√Hz
Cs	Channel separation (**)		f = 1 KHz		100		dB
SVR	Supply voltage (**) rejection		f = 100 Hz		80		dB

^(*) Test circuit of fig. 1.

^(**) Test circuit of fig. 2.

Fig. 3 - Supply current vs. supply voltage




Fig. 4 - Supply current vs. ambient temperature




Fig. 5 - Output voltage swing vs. load resistance




Fig. 6 - Power bandwidth




Fig. 7 - Total harmonic distortion vs. output voltage




Fig. 8 – Total input noise vs. source resistance




Fig. 9 - Noise density vs. frequency




Fig. 10 - RIAA preamplifier response (circuit of fig. 12)





Fig. 11 - Tape preamplifier frequency response (circuit of fig. 14)



APPLICATION INFORMATION

Fig. 12 - Stereo RIAA preamplifier 22, PF C3




Fig. 13 - P.C. board and components layout of the circuit of fig. 12




Fig. 14 - Stereo preamplifier for Walkman cassette players




Fig. 15 - Second order 2 KHz Butterworth crossover filter for Hi-Fi active boxes




Fig. 16 - Frequency response (circuit of fig. 15)




Fig. 17 - Third order 2.8 KHz Bessel crossover filter for Hi-Fi




Fig. 18 - Frequency response (circuit of fig. 17)




Fig. 19 - 200 Hz to 2 KHz Active Bandpass Filter for midrange speakers




Fig. 20 - Subsonic filter






Fig. 21 - High-cut filter



f _c (KHz)	C1 (nF)	C2 (nF)
3	3.9	6.8
5	2.2	4.7
10	1.2	2.2
15	0.68	1.5

APPLICATION INFORMATION (continued)

Fig. 22 - Fifth order 3.4 KHz low-pass Butterworth filter



For
$$f_c=3.4$$
 KHz and $R_i=R1=R2=R3=R4=10~\text{K}\Omega$, we obtain:

C1 = 1.354
$$\cdot \frac{1}{R} \cdot \frac{1}{2 \pi f_c}$$
 = 6.33 nF

$$C3 = 0.309 \cdot \frac{1}{R} \cdot \frac{1}{2 \pi f_c} = 1.45 \text{ nF}$$


C1 = 0.421
$$\cdot \frac{1}{R} \cdot \frac{1}{2 \pi f_c}$$
 = 1.97 nF

$$C4 = 3.325 \cdot \frac{1}{R} \cdot \frac{1}{2\pi f_c} = 15.14 \text{ nF}$$

$$C2 = 1.753 \cdot \frac{1}{R} \cdot \frac{1}{2 \pi f_c} = 8.20 \text{ nF}$$

The attenuation of the filter is 30 dB at 6.8 KHz and better than 60 dB at 15 KHz.

Fig. 23 - Sixth-pole 355 Hz low-pass filter (Chebychev type)



This is a 6- pole Chebychev type with \pm 0.25 dB ripple in the passband. A decoupling stage is used to avoid the influence of the input impedance on the filter's characteristics. The attenuation is about 55 dB at 710 Hz and reaches 80dB at 1065 Hz. The in band attenuation is limited in practice to the \pm 0.25 dB ripple and does not exceed 1/2 dB at 0.9 fc.

APPLICATION INFORMATION (continued)

Fig. 24 - Three band tone control





Fig. 25 - Frequency response of the circuit of fig. 24.

A: all controls flat

B: bass & treble boost, mid flat
C: bass & treble cut, mid flat
D: mid boost, bass & treble flat
E: mid cut, bass & treble flat







DUAL POWER AMPLIFIER

- SUPPLY VOLTAGE DOWN TO 3V
- LOW CROSSOVER DISTORTION
- LOW QUIESCENT CURRENT
- BRIDGE OR STEREO CONFIGURATION

The TDA2822 is a monolithic integrated circuit in 12+2+2 powerdip, intended for use as dual audio power amplifier in portable radios and TV sets.




Powerdip Plastic (12+2+2)

ORDERING NUMBER: TDA2822

ABSOLUTE MAXIMUM RATINGS

V_s	Supply voltage	15	٧
l _o	Output peak current	1.5	Α
P _{tot}	Total power dissipation at $T_{amb} = 50^{\circ}C$	1.25	W
	at $T_{case} = 70^{\circ}C$	4	W
T_{stg} , T_{j}	Storage and junction temperature	-40 to 150	°C


TYPICAL APPLICATION CIRCUIT (STEREO)




1/8

CONNECTION DIAGRAM

(top view)



SCHEMATIC DIAGRAM



THERMAL DATA

R _{th j-amb}	Thermal resistance junction-ambient	max 80	°C/W
R _{th j-case}	Thermal resistance junction-pins	max 20	°C/W

$\textbf{ELECTRICAL CHARACTERISTICS} \ \, (\text{V}_{\text{s}} = 6\text{V}, \, \text{T}_{\text{amb}} = 25^{\circ}\text{C}, \, \text{unless otherwise specified})$

	Parameter	Tes	t Conditions	Min.	Тур.	Max.	Unit
TEREO	(Test circuit of Fig. 1)					•	
Vs	Supply voltage			3		15	V
V _c	Quiescent output voltage	$V_s = 9V$ $V_s = 6V$			4 2.7		> >
Id	Quiescent drain current				6	12	mA
Ib	Input bias current				100		nA
Po	Output power (each channel)	d = 10% V _s = 9V V _s = 6V V _s = 4.5V	$f = 1KHz$ $R_{L} = 4\Omega$ $R_{L} = 4\Omega$ $R_{L} = 4\Omega$	1.3 0.45	1.7 0.65 0.32		W W W
G _v	Closed loop voltage gain	f = 1KHz		36	39	41	dB
Ri	Input resistance	f = 1KHz		100			ΚΩ
e _N	Total input noise	D 4016	B = 22Hz to 22KHz		2.5		.,
		$R_s = 10K\Omega$	Curve A		2		μV
SVR	Supply voltage rejection	f = 100Hz		24	30		dB
CS	Channel separation	$R_g = 10K\Omega$	f = 1KHz		50		dB
RIDGE	(Test circuit of Fig. 2)						
Vs	Supply voltage			3		15	V
Id	Quiescent drain current	R _L = ∞			6	12	mA
Vos	Output offset voltage	R _L = 8Ω			10	60	mV
Ib	Input bias current				100		nA
P _o	Output power	d = 10% V _s = 9V V _s = 6V V _s = 4.5V	$f = 1KHz$ $R_{L} = 8\Omega$ $R_{L} = 8\Omega$ $R_{L} = 4\Omega$	2.7 0.9	3.2 1.35 1		w w w
d	Distortion (f = 1KHz)	R _L = 8Ω	P _o = 0.5W		0.2		%
G _v	Closed loop voltage gain	f = 1KHz			39		dB
Ri	Input resistance	f = 1KHz		100			ΚΩ
eN	Total input noise	D 1017	B = 22Hz to 22KHz		3		.,
		$R_s = 10K\Omega$	curve A		2.5		μV
SVR	Supply voltage rejection	f = 100Hz			40		dB

Fig. 1 - Test circuit (STEREO)




Fig. 2 - P.C. board and components layout of the circuit of Fig. 1 (1:1 scale)




Fig. 3 - Test circuit (BRIDGE)




Fig. 4 - P.C. board and components layout of the circuit of Fig. 3 (1:1 scale)




Fig. 5 - Output power vs. supply voltage (Stereo)




Fig. 6 - Output power vs. supply voltage (Bridge)




Fig. 7 - Distortion vs. output power (Bridge)




Fig. 8 - Distortion vs. output power (Bridge)




Fig. 9 - Supply voltage rejection vs. frequency




Fig. 10 - Quiescent current vs. supply voltage




Fig. 11 - Total power dissipation vs. output power (Stereo)




Fig. 12 - Total power dissipation vs. output power (Bridge)






Fig. 13 - Total power dissipation vs. output power



6/8

SGS-THOMSON MICROELECTRONICS

Fig. 14 - Application circuit for portable radios



MOUNTING INSTRUCTION

The $R_{th j-amb}$ of the TDA2822 can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board (Fig. 15 or to an external heatsink (Fig. 16).

The diagram of figure 17 shows the maximum dissipable power P_{tot} and the $R_{th\ j-amb}$ as a function of the side " ℓ " of two equal square copper

areas having a thickness of 35μ (1.4mils).

During soldering the pins temperature must not exceed 260°C and the soldering time must not be longer than 12 seconds.

The external heatsink or printed circuit copper area must be connected to electrical ground.

Fig. 15 - Example of P.C. board copper area which is used as heatsink.





Fig. 16 – External heatsink mounting example



MOUNTING INSTRUCTION (continued)

Fig. 6 - Maximum dissipable power and junction to ambient thermal resistance vs. side "k".





Fig. 7 - Maximum allowable power dissipation vs. ambient temperature








DUAL LOW-VOLTAGE POWER AMPLIFIER

ADVANCE DATA

- SUPPLY VOLTAGE DOWN TO 1.8V
- LOWCROSSOVER DISTORTION
- LOW QUIESCENT CURRENT
- BRIDGE OR STEREO CONFIGURATION

DESCRIPTION


The TDA2822D is a monolithic integrated circuit in 8 lead (SO-8) package. It is intended for use as dual audio power amplifier in portable cassette players, radios and CD players



ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
Vs	Supply Voltage	15	V
lo	Peak Output	1	Α
P _{tot}	Total Power Dissipation T _{amb} = 50°C	0.5	W
T _{stg} , T _i	Storage and Junction Temperature	-40 to 150	°C

APPLICATION CIRCUIT



May 1991

PIN CONNECTION (Top view)



THERMAL DATA

Symbol	Description	•	Value	Unit
R _{th j-amb}	Thermal Resistance Junction-ambient	Max	200	°C/W

Figure 1: Stereo Application and Test Circuit





Figure 2: Bridge Application and Test Circuit



ELECTRICAL CHARACTERISTICS ($V_S = 6V$; $T_{amb} = 25$ °C, unless otherwise specified. STEREO (Test circuit of fig. 1).

Symbol	Parameter	Те	st Condition	Min.	Тур.	Max.	Unit
Vs	Supply Voltage			1.8		15	٧
l _d	Total Quiescent Drain Current					15	mA
V _O	Quiescent Output Voltage				2.7		V
		$V_S = 3V$			1.2		V
lb	Input Bias Current				100		nA
Po	Output Power (each channel) (f = 1KHz, d = 10%)	R _L = 32Ω	$V_S = 9V$ $V_S = 6V$ $V_S = 4.5V$ $V_S = 3V$ $V_S = 2V$		300 120 60 20 5		mW
		$R_L = 16\Omega$	V _S = 6V	170	220		mW
		$R_L = 8\Omega$	V _S = 6V	300	380		mW
-		$R_L = 4\Omega$	$V_S = 4.5V$ $V_S = 3V$		320 110		mW mW
d	Distortion	$R_L = 32\Omega$	P _O = 40mW		0.2		%
		$R_L = 16\Omega$	P _O = 75mW		0.2		%
		$R_L = 8\Omega$	P _O = 150mW		0.2		%
Gv	Closed Loop Voltage Gain	f = 1KHz	•	36	39	41	dB
ΔG _V	Channel Balance					±1	dB
Ri	Input Resistance	f = 1KHz		100			KΩ
e _N	Total Input Noise	$R_s = 10k\Omega$	B = Curve A		2		μV
		$R_s = 10k\Omega$	B = 22Hz to 22KHz		2.5		μV
SVR	Supply Voltage Rejection	f = 100Hz	$C1 = C2 = 100 \mu F$	24	30		dB
Cs	Channel Separation	f = 1KHz			50		dB

BRIDGE (Test circuit of fig.2)

		1		r		
Vs	Supply Voltage		1.8		15	V
la	Total Quiescent Drain Current	R _L = ∞			15	mA
Vos	Output Offset Voltage (between the outputs)	$R_L = 8\Omega$			±80	mV
lb	Input Bias Current			100		nA
Po	Output Power (f = 1KHz, d = 10%)	$R_{L} = 32\Omega \begin{tabular}{ll} $V_{S} = 9V$ \\ $V_{S} = 6V$ \\ $V_{S} = 4.5V$ \\ $V_{S} = 3V$ \\ $V_{S} = 2V$ \\ \end{tabular}$	320 50	1000 400 200 65 8		mW
, · · ·		$\begin{array}{c c} R_L = 16\Omega & V_S = 6V \\ V_S = 3V \end{array}$		800 120		mW mW
		$\begin{array}{ c c c c }\hline R_L = 8\Omega & V_S = 4.5V \\ V_S = 3V \end{array}$		700 220	•	mW mW
		$R_L = 4\Omega$ $V_S = 3V$ $V_S = 2V$		350 80		mW mW
d	Distortion	$R_L = 8\Omega$ $P_O = 0.5W$ f = 1KH	-lz	0.2		%
Gv	Closed Loop Voltage Gain	f = 1KHz		39		dB
R _i	Input Resistance	f = 1KHz	100			ΚΩ
en	Total Input Noise	$R_s = 10k\Omega$ B = Curve A		2.5		μV
		$R_s = 10k\Omega$ B = 22Hz to 22K	.Hz	3		μV
SVR	Supply Voltage Rejection	f = 100Hz		40		dB
В	Power Bandwidth (-3dB)	$R_L = 8\Omega$ $P_O = 1W$		120		KHz

Figure 3: Supply Voltage Rejection vs. Frequency




Figure 4: Output Power vs. Supply Voltage (THD = 10%, f = 1KHz Stereo)




Figure 5: Total Power Dissipation vs. Output Power (Bridge)





Figure 6: Total Power Dissipation vs. Output Power (Bridge)







DUAL LOW-VOLTAGE POWER AMPLIFIER

- SUPPLY VOLTAGE DOWN TO 1.8V
- LOW CROSSOVER DISTORTION
- LOW QUIESCENT CURRENT
- BRIDGE OR STEREO CONFIGURATION

The TDA2822M is a monolithic integrated circuit in 8 lead Minidip package. It is intended for use as dual audio power amplifier in portable cassette players and radios.




Minidip Plastic

ORDERING NUMBER: TDA2822M

ABSOLUTE MAXIMUM RATINGS


V _s Supply voltage	15	V
I _o Peak output current	1	Α
P_{tot} Total power dissipation at $T_{amb} = 50^{\circ} C$	1	W
at T _{case} = 50°C	1.4	W
T _{stg} , T _j Storage and junction temperature	-40 to 150	°C

TEST CIRCUIT




CONNECTION DIAGRAM

(Top view)



SCHEMATIC DIAGRAM



THERMAL DATA

,	Thermal resistance junction-ambient	max	100	°C/W
	Thermal resistance junction-pin (4)	max	70	°C/W
		j		

STEREO APPLICATION

Fig. 1 - Test circuit





Fig. 2 - P.C. board and component layout of the circuit of Fig. 1 (1: 1 scale)



$\textbf{ELECTRICAL CHARACTERISTICS} \ \, (\text{V}_{\text{s}} = 6 \text{V}, \ \, \text{T}_{\text{amb}} = 25^{\circ} \text{C}, \, \text{unless otherwise specified})$

	Parameter	Tes	t Conditions	Min.	Тур.	Max.	Unit
STEREO	(Test circuit of Fig. 1)						
V _s	Supply voltage			1.8		15	V
Vo	Quiescent output voltage				2.7		V
		V _s = 3V			1.2		V
Id	Quiescent drain current				6	9	mA
I _b	Input bias current				100		nA
Po	Output power (each channel) (f = 1KHz, d = 10%)	R _L = 32Ω	$V_{s} = 9V$ $V_{s} = 6V$ $V_{s} = 4.5V$ $V_{s} = 3V$ $V_{s} = 2V$	90 15	300 120 60 20 5		mW
		R _L = 16Ω	V _s = 6V	170	220		mW
		R _L = 8Ω	$V_s = 9V$ $V_s = 6V$	300	1000 380		mW
		R _L = 4Ω	$V_s = 6V$ $V_s = 4.5V$ $V_s = 3V$	450	650 320 110		mW
d	Distortion (f = 1KHz)	R _L = 32Ω	$P_0 = 40mW$		0.2		%
	(1 - 11(12)	R _L = 16Ω	P _o = 7 5m W		0.2		%
		R _L = 8Ω	$P_0 = 150 \text{mW}$		0.2		%
G _v	Closed loop voltage gain	f = 1KHz		36	39	41	dB
∆G _v	Channel balance					± 1	dВ
Rį	Input resistance	f = 1KHz		100			ΚΩ
eИ	Total input noise	B - 10KC	B = Curve A		2		
		$R_s = 10K\Omega$	B = 22Hz to KHz		2.5		μV
SVR	Supply voltage rejection	f = 100Hz	C1 = C2 = 100µF	24	30		dB
Cs	Channel separation	f = 1KHz			50		dB

BRIDGE APPLICATION

Fig. 3 - Test circuit





Fig. 4 - P.C. board and components layout of the circuit of Fig. 3 (1: 1 scale)



ELECTRICAL CHARACTERISTICS ($V_s = 6V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

	Parameter	т	est Conditions	Min.	Тур.	Max.	Unit
BRIDGE	(Test circuit of Fig. 3)						
Vs	Supply voltage			1.8		15	V
I _d	Quiescent drain current	R _L = ∞			6	9	mA
Vos	Output offset voltage (between the outputs)	R _L = 8Ω				± 50	mV
I _b	Input bias current				100		nA
P _O	Output power (f = 1KHz, d = 10%)	R _L = 32Ω	$V_{s} = 9V$ $V_{s} = 6V$ $V_{s} = 4.5V$ $V_{s} = 3V$ $V_{s} = 2V$	320 50	1000 400 200 65 8		mW
		R _L = 16Ω	V _s = 9V V _s = 6V V _s = 3V		20 0 0 800 120		mW
		R _L = 8Ω	$V_{s} = 6V$ $V_{s} = 4.5V$ $V_{s} = 3V$	900	1350 700 220		m\W
		$R_L = 4\Omega$	V _s = 4.5V V _s = 3V V _s = 2V	200	1000 350 80		mW
d	Distortion	P _o = 0.5W f = 1KHz	R _L = 8Ω		0.2		%
G _v	Closed loop voltage gain	f = 1KHz			39		dB
Ri	Input resistance	f = 1KHz		100			ΚΩ
eИ	Total input noise	R _s = 10KΩ	B = Curve A		2.5		
		115 10132	B = 22Hz to 22KHz		3		μ∨
SVR	Supply voltage rejection	f = 100Hz			40		dB
В	Power bandwidth (-3dB)	R _L = 8Ω	P _o = 1W		120		KHz

Fig. 5 - Quiescent current vs. supply voltage




Fig. 6 - Supply voltage rejection vs. frequency




Fig. 7 - Output power vs. supply voltage (THD= 10%,




Fig. 8 - Distortion vs. output power (Stereo)




Fig. 9 - Distortion vs. output power (Stereo)




Fig. 10 - Output power vs. supply voltage (Bridge)




Fig. 11 - Distortion vs. output power (Bridge)




Fig. 12 - Total power dissipation vs. output power (Bridge)




Fig. 13 - Total power dissipation vs. output power (Bridge)




Fig. 14 - Total power dissipation vs. output power (Bridge)




Fig. 15 - Total power dissipation vs. output power (Bridge)





Fig. 16 - Typical application in portable players








DUAL POWER AMPLIFIER

ADVANCE DATA


- SUPPLY VOLTAGE DOWN TO 3 V
- HIGH SVR
- LOW CROSSOVER DISTORTION
- **LOW QUIESCENT CURRENT**
- BRIDGE OR STEREO CONFIGURATION




DESCRIPTION

The TDA2824 is a monolithic integrated circuit in 12+2+2 powerdip, intended for use as dual audio power amplifier in portable radios and TV sets.


TYPICAL APPLICATION CIRCUIT (Stereo)



PIN CONNECTION



SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	16	V
I _o	Output Peak Current	1.5	А
P _{tot}	Total Power Dissipation at T _{amb} = 50 °C at T _{case} = 70 °C	1.25 4	W
T _{stg} , T _j	Storage and Junction Temperature	- 40 to 150	°C

THERMAL DATA

R _{th i-amb}	Thermal Resistance Junction-ambient	Max	80	°C/W
R _{th j-case}	Thermal Resistance Junction-pins	Max	20	°C/W

ELECTRICAL CHARACTERISTICS (V_S = 6V, T_{amb} = 25°C, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
STEREO (te	est circuit of fig. 1)					

Vs	Supply Voltage			3		15	V
Vo	Quiescent Output Voltage	$V_S = 9V$ $V_S = 9V$		4 2.7		V V	
ld	Quiescent Drain Current			6	12	mA	
lb	Input Bias Current			100		nA	
Po	Output Power (each channel)	$\begin{array}{lll} d = 10\% & f = 1 KHz \\ V_S = 9V & R_L = 4\Omega \\ V_S = 6V & R_L = 4\Omega \\ V_S = 4.5V & R_L = 4\Omega \end{array}$		1.3 0.45	1.7 0.65 0.32		W W W
d	Distortion	$V_S = 9V$, $f = 1KHz$ $R_L = 8\Omega$, $P_O = 0.5W$			0.2		%
G∨	Closed Loop Voltage Gain	f = 1KHz		36	39	41	dB
Ri	Input Resistance	f = 1KHz		100			ΚΩ
en	Total Input Noise	$R_S = 10K\Omega$	B = 22Hz to 22KHz		2.5		μV
			Curve A		2		μV
SVR	Supply Voltage Rejection	f = 100Hz		40	50		dB
CS	Channel Separation	$R_S = 10K\Omega$ $f = 1KHz$			50		dB

BRIDGE (test circuit of fig. 2)

Vs	Supply Voltage			3		15	V
Vos	Output Offset Voltage	$R_L = 8\Omega$				60	mV
lb	Imput Bias Current				100		nA
Po	Output Power	d = 10% $V_S = 9V$ $V_S = 6V$ $V_S = 4.5V$	$\begin{split} f &= 1 \text{KHz} \\ R_L &= 8 \Omega \\ R_L &= 8 \Omega \\ R_L &= 4 \Omega \end{split}$	2.5 0.9	3.2 1.35 1		W W W
d	Distortion (f = 1KHz)	$R_L = 8\Omega$	$P_0 = 0.5W$		0.2		%
Gv	Closed Loop Voltage Gain	f = 1KHz			39		dB
e _N	Total Input Noise	$R_S = 10K\Omega$	B = 22Hz to 22KHz		3		mV
			Curve A		2.5		μV
SVR	Supply Voltage Rejection	f = 100Hz		48	60		dB

Figure 1 : Test Circuit (stereo).




Figure 2: P.C. Board and Component Layout of the Circuit of Figure 1. (1:1 scale)




Figure 3: Test Circuit (bridge).




Figure 4: P.C. Board and Component Layout of the Circuit of Figure 3. (1:1 scale)




Figure 3 : Output Power vs. Supply Voltage (Stereo).




Figure 5: Distortion vs. Output Power (Bridge).




Figure 7 : Supply Voltage Rejection vs. Frequency (Stereo)




Figure 4 : Output Power vs. Supply Voltage (Bridge).




Figure 6: Distortion vs. Output Power (Bridge).




Figure 8 : Quiescent Current vs. Supply Voltage.




Figure 9: Quiescent Current vs. Supply Voltage.




Figure 11 : Total Power Dissipation vs. Output Power (Bridge).




Figure 10 : Total Power Dissipation vs. Output Power (Stereo).





Figure 12 : Total Power Dissipation vs. Output Power (Bridge).




MOUNTING INSTRUCTION

The R_{th j-amb} of the TDA2824 can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board (Figure 13) or to an external heatsink (Figure 14).

The diagram of Figure 15 shows the maximum dissipable power P_{tot} and the $R_{th\ j-amb}$ as a function of the side " ∂ " of two equal square copper areas having a thickness of 35 μ (1.4 mils).

Figure 13: Example of P.C. Board Copper Area which is used as Heatsink.



During soldering the pins temperature must not exceed 260 °C and the soldering time must not be longer than 12 seconds.

The external heatsink or printed circuit copper area must be connected to electrical ground.

Figure 14: External Heatsink Mounting Example.




Figure 15 : Maximum Dissipable Power and Junction to Ambient Thermal Resistance vs. Side "∂".





Figure 16 : Maximum Allowable Power Dissipation vs. Ambient Temperature.




TDA2824S



DUAL POWER AMPLIFIER

- SUPPLY VOLTAGE DOWN TO 3V
- HIGH SVR
- LOW CROSSOVER DISTORTION
- LOW QUIESCENT CURRENT
- BRIDGE OR STEREO CONFIGURATION


The TDA2824S is a monolithic integrated circuit assembled in single line 9 pins package (SIP. 9), intended for use as dual audio power amplifier in portable radios and TV sets.



ABSOLUTE MAXIMUM RATINGS


V _s	Supply voltage	16	٧
l _o	Output peak current	1.5	Α
P _{tot}	Total power dissipation at $T_{amb} = 60^{\circ}C$	1.3	W
	at $T_{case} = 70^{\circ}C$	8	W
T_{stg}, T_{j}	Storage and junction temperature	-40 to 150	°C

TYPICAL APPLICATION CIRCUIT (Stereo)




CONNECTION DIAGRAM

(Top view)



SCHEMATIC DIAGRAM



THERMAL DATA

R _{th j-amb}	Thermal resistance junction-ambient	max	70	°C/W
R _{th j-pins}	Thermal resistance junction-pins	max	10	°C/W

ELECTRICAL CHARACTERISTICS ($V_s = 6V$, $T_{amb} = 25^{\circ}C$, unless otherwise specified)

	Parameter	Test	Conditions	Min.	Тур.	Max.	Unit
STEREO	(Test circuit of Fig. 1)						
Vs	Supply voltage			3		15	٧
V _c	Quiescent output voltage	V _s = 9V V _s = 6V			4 2.7		V V
Id	Quiescent drain current				6	12	mA
l _b	Input bias current				100		nΑ
Po	Output power (each channel)	d = 10% V _s = 9V V _s = 6V V _s = 4.5V	$f = 1KHz$ $R_{L} = 4\Omega$ $R_{L} = 4\Omega$ $R_{L} = 4\Omega$	1.3 0.45	1.7 0.65 0.32		W W W
G _v	Closed loop voltage gain	f = 1KHz		36	39	41	dB
Ri	Input resistance	f = 1KHz		100			ΚΩ
eN	Total input noise	D 40KG	B = 22Hz to 22KHz	-	2.5		
		$R_g = 10K\Omega$	Curve A		2		μ∨
SVR	Supply voltage rejection	f = 100Hz		40	50		dB
cs	Channel separation	$R_g = 10K\Omega$	f = 1KHz		50		dB
BRIDGE	(Test circuit of Fig. 3)					-	
V _s	Supply voltage	-		3		15	V
Id	Quiescent drain current	R _L = ∞			6	12	mA
Vos	Output offset voltage	R _L = 8Ω			10	60	mV
I _b	Input bias current				100		nΑ
Po	Output power	d = 10% V _s = 9V V _s = 6V V _s = 4.5V	f = 1KHz R _L = 8Ω R _L = 8Ω R _L = 4Ω	2.5 0.9	3.2 1.35 1		W W W
d	Distortion	f = 1KHz; F	$R_{L} = 8\Omega; P_{o} = 0.5W$		0.2		%
G _v	Closed loop voltage gain	f = 1KHz			39		dB
Rį	Input resistance	f = 1KHz		100			ΚΩ
e N	Total input noise			B = 22Hz to 22KHz	3		μ∨
		$R_g = 10K\Omega$	Curve A		2.5		μν
SVR	Supply voltage rejection	f = 100Hz		48	60		dB

Fig. 1 - Test circuit (STEREO)




Fig. 2 - P.C. board and components layout of the circuit of Fig. 1 (1:1 scale)




Fig. 3 - Test circuit (BRIDGE)




Fig. 4 - P.C. board and components layout of the circuit of the Fig. 3 (1: 1 scale)




Fig. 5 - Output power vs. supply voltage (Stereo)




Fig. 6 - Output power vs. supply voltage (Bridge)




Fig. 7 - Distortion vs. output power (Bridge)




Fig. 8 - Distortion vs. output power (Bridge)




Fig. 9 - Supply voltage rejection vs. supply voltage (Stereo)



Fig. 10 - Supply voltage rejection vs. frequency (Stereo)




Fig. 11 - Quiescent current vs. supply voltage




Fig. 12 - Total power dissipation vs. output power





Fig. 13 - Total power dissipation vs. output power (Bridge)



6/6





COMPLETE TV SOUND CHANNEL

The TDA3190 is a monolithic integrated circuit in a 16-lead dual in-line plastic package. It performs all the functions needed for the TV sound channel:


- IF LIMITER AMPLIFIER
- ACTIVE LOW-PASS FILTER
- **FM DETECTOR**
- DC VOLUME CONTROL
- AF PREAMPLIFIER
- AF OUTPUT STAGE

DESCRIPTION


The TDA3190 can give an output power of 4.2 W (d = 10 %) into a 16 Ω load at V_S = 24 V, or 1.5 W (d = 10 %) into an 8 Ω load at V_S = 12 V. This performance, together with the FM-IF section characteristics of high sensitivity, high AM rejection and low distortion, enables the device to be used in almost every type of television receivers.

The device has no irradiation problems, hence no external screening is needed.

The TDA3190 is a pin to pin replacement of TDA1190Z.



PIN CONNECTIONS



R3 REGULATED POWER 11 SUPPLY 10 LOW-PASS AMPL. VOLUME FILTER DETECTOR CONTROL L1 *PINS 4-5-12-13 ARE CONNECTED TO GROUND GND -S -3481 88DSTDA3190-02

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage (pin 10)	pin 10) 28	
Vi	Input Signal Voltage (pin 1)	1	V
lo	Output Peak Current (non-repetitive)	2	А
lo	Output Peak Current (repetitive)	1.5	А
P _{tot}	Power Dissipation: at T _{pins} = 90 °C at T _{amb} = 70 °C (free air)	4.3 1	W
T _{stg} , T _j	Storage and Junction Temperature	- 40 to 150	°C

THERMAL DATA

R _{th j-pins} R _{th j-amb}	Thermal Resistance Junction-pins Thermal Resistance Junction-ambient	Max Max	14 80*	°C/W

^{*} Obtained with the GND pins soldered to printed circuit with minimized copper area.

Symbol	Parameter	Test Co	onditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage (pin 14)			9		28	V
Vo	Quiescent Output Voltage (pin11)	V _s = 24 V V _s = 12 V		11 5.1	12 6	13 6.9	V
l _d	Quiescent Drain Current	$P_1 = 22 \text{ K}\Omega$ $V_s = 24 \text{ V}$ $V_s = 12 \text{ V}$	1.	11	22 19	45 40	mA mA
Ро	Output Power	$ d = 10 \% \\ f_0 = 4.5 \text{ MHz} \\ V_s = 24 \text{ V} \\ V_s = 12 \text{ V} $	$f_{m} = 400 \text{ Hz}$ $\Delta f = \pm 25 \text{ KHz}$ $R_{L} = 16 \Omega$ $R_{L} = 8 \Omega$		4.2 1.5		W W
		$\begin{array}{l} d = 2 \ \% \\ f_0 = 4.5 \ MHz \\ V_S = 24 \ V \\ V_S = 12 \ V \end{array}$	$\begin{array}{l} f_m = 400 \ Hz \\ \Delta f = \pm \ 25 \ KHz \\ R_L = 16 \ \Omega \\ R_L = 8 \ \Omega \end{array}$		3.5 1.4		W
Vi	Input Limiting Voltage (- 3dB) atPin 1	$\begin{array}{l} f_o = 4.5 \text{ MHz} \\ f_m = 400 \text{ Hz} \\ P_1 = 0 \end{array}$	$\Delta f = \pm 7.5 \text{ KHz}$		40	100	μV
d	Distortion	$P_o = 50 \text{ mW}$ $f_o = 4.5 \text{ MHz}$ $V_s = 24 \text{ V}$ $V_s = 12 \text{ V}$	$\begin{array}{l} f_m = 400 \; Hz \\ \Delta f = \pm \; 7.5 \; KHz \\ R_L = 16 \; \Omega \\ R_L = 8 \; \Omega \end{array} \label{eq:fm}$		0.75 1		% %
В	Frequency Response of audio amplifier (– 3 dB)	$R_L = 16 \ \Omega$ $C_7 = 470 \ pF$ $R_f = 82 \ \Omega$ $R_f = 47 \ \Omega$	$C_8 = 120 \text{ pF}$ $P_1 = 22 \text{ K}\Omega$		70 to 1200 70 to 7000		Hz Hz
Vo	Recovered Audio Voltage (pin16)	$V_i \ge 1 \text{ mV}$ $f_m = 400 \text{ Hz}$ $P_1 = 0$	$f_o = 4.5 \text{ MHz}$ $\Delta f = \pm 7.5 \text{ KHz}$		120		mV
AMR	Ampliture Modulation Rejection	$V_i \ge 1 \text{ mV}$ $f_m = 400 \text{ Hz}$ $m = 0.3$	$f_o = 4.5 \text{ MHz}$ $\Delta_f = \pm 25 \text{ KHz}$		55		dB
S + N	Signal to Noise Ratio	$V_l \ge 1 \text{ mV}$ $f_0 = 4.5 \text{ MHz}$ $\Delta f = \pm 25 \text{ KHz}$	$V_o = 4 \text{ V}$ $f_m = 400 \text{ Hz}$	50	65		dB
R ₃	External Feedback Resistance (betweenpins9and11)					25	ΚΩ
Ri	Input Resistance (pin1)	$\begin{array}{c} V_i = 1 \ mV \\ fo = 4.5 \ MHz \end{array}$			30		ΚΩ
Ci	Input Capacitance (pin1)				5		pF
SVR	Supply Voltage Rejection	$R_L = 16 \Omega$ $P_1 = 22 \text{ K}\Omega$	f _{ripple} = 120 Hz		46		dB
A _v	DC Volume Control Attenuation	P ₁ = 12 KΩ			90		dB

TEST CIRCUIT






Figure 1 : Relative Audio Output Voltage and Output Noise vs. Input Signal.



88DSTDA3190-04

Figure 2 : Output Voltage Attenuation vs. DC Volume Control Resistance.



88DSTDA3190-05

Figure 3 : Amplitude Modulation Rejection vs. Input Signal.




Figure 5: Recovered Audio Voltage vs. Unloaded Q Factor of the Detector Coil.




Figure 7: Distortion vs. Frequency Deviation.




Figure 4: Δ AMR vs. Tuning Frequency Change.




Figure 6 : Distortion vs. Output Power.




Figure 8 : Distortion vs. Tunning Frequency Change.




Figure 9: Audio Amplifier Frequency Response.




Figure 11 : Supply Voltage Ripple Rejection vs; Volume Control Attenuation.




Figure 13 : Maximum Power Dissipation vs. Supply Voltage (sine wave operation).




Figure 10 : Supply Voltage Ripple Rejection vs. Ripple Frequency.




Figure 12: Output Power vs. Supply Voltage.




Figure 14 : Power Dissipation and Efficiency vs. Output Power.





Figure 15 : Quiescent Output Voltage (pin 11) vs. Supply Voltage.



APPLICATION INFORMATION

The electrical characteristics of the TDA3190 remain almost constant over the frequency range 4.5 to 6 MHz, therefore it can be used in all television standards (FM mod.). The TDA3190 has a high input impedance, so it can work with a ceramic filter or with a tuned circuit that provide the necessary input selectivity.

The value of the resistors connected to pin 9, determine the AC gain of the audio frequency amplifier. This enables the desired gain to be selected in relation to the frequency deviation at which the output stage of the AF amplifier, must enter into clipping.

Capacitor C8, connected between pins 10 and 11, determines the upper cutoff frequency of the audio bandwidth. To increase the bandwidth the values of C8 and C7 must be reduced, keeping the ratio C7/C8 as shown in the table of fig. 16.

The capacitor connected between pin 16 and ground, together with the internal resistor of 10 $K\Omega$ forms the de-emphasis network. The Boucherot cell eliminates the high frequency oscillations caused by the inductive load and the wires connecting the loud-speaker.

Figure 16: Typical Application Circuit.





Figure 17: P.C. Board and Component Layout of the Circuit Shown in Fig. 16 (1:1 scale).



MOUNTING INSTRUCTION

The Rth j-amb of the TDA3190 can be reduced by soldering the GND pins to a suitable copper area of the printed circuit board (fig. 18) or to an external heatsink (fig. 19).

The diagram of figure 20 shows the maximum dissipable power Ptot and the Rth j-amb as a function of the side "I" of two equal square copper areas hav-

ing a thickness of 35 μ (1.4 mils).

During soldering the pins temperature must not exceed 260 °C and the soldering time must not be longer than 12 seconds.

The external heatsink or printed circuit copper area must be connected to electrical ground.

Figure 18: Example of P.C. Board Copper Area which is used as Heatsink.




Figure 20: Maximum Dissipable Power and Junction to Ambient Thermal Resistance vs. Side "I"




Figure 19: External Heatsink Mounting Example.





Figure 21 : Maximum Allowable Power Dissipation vs. Ambient Temperature.





TDA3420/D



DUAL VERY LOW NOISE PREAMPLIFIER


The TDA 3420D is a dual preamplifier for applications requiring very low noise performance, as stereo cassette players and quality audio systems. Each channel consists of two independent amplifiers.

The first one has a fixed gain while the second one is an operational amplifier for audio application.


The TDA 3420D is available in two packages: 16-lead dual in-line plastic and 16 lead micropackage.

Its main features are:

- Very low noise
- High gain
- Low distortion
- Single supply operation
- Large output voltage swing
- Short circuit protection




BLOCK DIAGRAM(Pin numbers refer to the DIP)



ABSOLUTE MAXIMUM RATINGS

V _s	Supply voltage	20 550	V mW
P_{tot}	Total power dissipation at T _{amb} = 70°C Dip-16 SO-16	400	mW
T_j , T_{stg} .	Storage and junction temperature	-40 to 150	°C


CONNECTION DIAGRAMS



THERMAL DATA			DIP	SO-16
R _{th j-amb}	Thermal resistance junction-ambient	max	150 °C/W	200°C/W(*)


^{*} The thermal resistance is measured with the device mounted on a ceramic substrate (25 x 16 x 0.6 mm).

Fig. 1 - Test circuit



Note: Pin numbers refer to DIP.

Fig. 2 - Test circuit without input capacitors



Note: Pin numbers refer to the DIP.

ELECTRICAL CHARACTERISTICS (T_{amb} = 25°C, V_s = 14.4V, G_v = 60 dB refer to the test circuit of fig. 1, unless otherwise specified)

	Parameter	т	est conditions	Min.	Тур.	Max.	Unit
Is	Supply current	V _s = 8V to 2	0V		8		mA
Io	Output current	Source	V = 0V := 00V		10		mA
		Sink	V _s = 8V to 20V		1		mΑ
G _v	Gain				60		dB
Ri	Input resistance	f = 1 KHz		50	100		ΚΩ
Ro	Output resistance				50		Ω
THD	Total harmonic distortion without noise	V _o = 300 mV	300 mV f = 1 KHz		0.05		%
	Without holse		f = 10 KHz		0.05		%
V _o	Peak to peak output voltage	f = 40 Hz to	15 KHz		12		٧
e _n	Total input noise (°)	R_s = 50 Ω R_s = 600 Ω R_s = 5 ΚΩ			0.25 0.4 1.3	0.7	μV μV μV
S/N	Signal to noise ratio (°)	V _{in} = 0.3 mV V _{in} = 1 mV	$R_s = 600 \Omega$ $R_s = 0$		57 73		dB
	(00)	V _{in} = 0.3 mV V _{in} = 1 mV	$R_s = 600 \Omega$ $R_s = 0$		55 71		dB
CS	Channel separation	f = 1 KHz			60		dB
SVR	Supply voltage rejection (°°°)	f = 1 KHz	R _s = 600 Ω		110		dB

AMPLIFIER Nº 1

G _v	Gain (pin 6 to pin 5)		27.5	28.5	29	dB
d	Distortion	V _o = 300 mV		0.05 0.05		%
e _n	Total input noise (°)	R _s = 600Ω		0.4		μV
Zo	Output impedance (pin 5)	f = 1 KHz		100		Ω
I _o	Output current (pin 5)			1		mA
V5	DC output voltage (pin 5)	Test circuit fig. 2		2.8		v
		Test circuit fig. 1	1.0	1.5		ľ

ELECTRICAL CHARACTERISTICS (continued)

Parameter Test conditions Min. Typ. Max. U	Parameter	Test conditions	Min.	Тур.	Max.	Unit
--------------------------------------------	-----------	-----------------	------	------	------	------

AMPLIFIER N° 2

G _v	Open loop voltage gain			100	dB
I _B .	Input bias current			0.2	μΑ
Vos	Input offset voltage			2	mV
Ios	Input offset current			50	nΑ
e _n	Total input noise (°)	R _s = 600Ω		2	μV
Ri	Input impedance	f = 1 KHz (open loop)	150	500	ΚΩ

(0) Weighting filter: curve A.

(00) Weighting filter: Dolby CCIR/ARM.

(°°°) Referred to the input.

Fig. 3 - Total input noise vs. source resistance (curve A)




Fig. 4 - Total input noise vs. source resistance (BW=22Hz




Fig. 5 - Total harmonic distortion vs. output voltage




Fig. 6 - Output voltage vs.




Fig. 7 - Distortion vs. input level (test circuit of fig. 1)





Fig. 8 - Frequency response of the circuit of fig. 10










TV SOUND CHANNEL WITH DC CONTROLS

- INTERNAL VCR INPUT/OUTPUT SWITCHING
- 4W OUTPUT POWER INTO 16Ω
- NO SCREENING REQUIRED
- HIGH SENSITIVITY
- **EXCELLENT AM REJECTION**
- LOW DISTORTION
- DC TONE/VOLUME CONTROLS
- **THERMAL PROTECTION**


DESCRIPTION

The TDA4190 is a complete TV sound channel with DC tone and volume controls plus an internally switched VCR input/output. Mounted in a Powerdip 16+2+2 package, the device delivers an output power of 4 W into 16Ω (d = $10\%,\,V_s=24V$) or 1.5W into 8Ω (d = $10\%,\,V_s=12V$). Included in the TDA4190 are : IF amplifier limiter, active low-pass filter, AF preamplifier and power amplifier, turn-off muting, VCR switch, mute circuit and thermal protection.


High output, high sensitivity, excellent AM rejection and low distortion make the device suitable for use in TVs of almost every type. Further, no screening is necessary because the device is free of radiation problems.



CONNECTION DIAGRAM



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage (pin 18)	28	V
VI	Voltage at pin 1	± V _S	\ <u>'</u>
Vi	Input Voltage (pin 2)	1	- V
I _o	Output Peak Current (repetitive)	1.5	V _{pp}
I _o	Output Peak Current (non repetitive)	2	A
14	Current (pin 4)	10	mA
P _{tot}	Power Dissipation: at T _{pins} = 90 °C at T _{amb} = 70 °C	4.3	W
T_{stg}, T_{j}	Storage and Junction Temperature	- 40 to 150	- °C

THERMAL DATA

ſ					
- 1	R _{th j-pins}	Thermal Resistance Junction-pins	Max	1./	T 00 "
- 1	D ''	Thermal Resistance Junction-ambient		14	°C/W
ı	nth j-amb	mermai nesistance junction-ambient	Max	80	°C/W*
				••	1 °C/VV

^(*) Obtained with GND pins soldered to printed circuit with minimized copper area.

ELECTRICAL CHARACTERISTICS (refer to the test circuit, $V_s=24V$, $V_{sw}=2V$ or no V4, $\Delta f=\pm 25 \text{KHz}$, $R_L=16\Omega$, $V_i=1\text{mV}$, $P_1=12 \text{K}\Omega$, $f_0=4.5 \text{MHz}$, $f_m=400 \text{Hz}$, $T_{amb}=25 ^{\circ}\text{C}$, unless otherwise specified)

DC CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage (pin 18)	P 12 KO	10.8		27	V
, V _O	Quiescent Output Voltage (pin 18)	$P_2 = 12 \text{ K}\Omega$	11	12	13	
V ₁	Pin 1 DC Voltage	$P_2 = 12 \text{ K}\Omega$ $R_1 = 270 \text{ K}\Omega$		5.3		٧
V ₄	Pin 4 DC Voltage	- P ₂ = 12 KΩ		3.2		٧
Id	Quiescent Drain Current	- F ₂ = 12 N ₂ 2		32		mA

IF AMPLIFIER AND DETECTOR

V _{i (threshold)}	Input Limiting Voltage at Pin 2 (- 3 dB)	V _o = 4 V _{rms}		50	100	μV
V ₉	Recovered Audio Voltage (pin 9)	$\Delta f = \pm 7.5 \text{ KHz}$ $P_2 = 12 \text{ K}\Omega$	140	200	280	mV
AMR .	Amplitude Modulation Rejection (*)	$m = 0.3$; $V_1 = 1$ mV; $V_0 = 4$ V_{rms}		60		dB
Ri	Input Resistance (pin 2)	$\Delta f = 0$ $P_2 = 12 \text{ K}\Omega$		30		ΚΩ
Ci	Input Capacitance (pin 2)	$A_1 = 0 \qquad \qquad A_2 = 12 \text{ N}$		6		pF
R ₉	Deemphasis Resistance	C ₁ = 68 to 888 nF	0.75	1.1	1.5	ΚΩ

DC VOLUME CONTROL

Kv	Volume Attenuation (resistance control)	$P_2 = 0$ KΩ $P_2 = 4.3$ KΩ $P_2 = 12$ KΩ		20	0 26 88	32	dB dB dB
Vc	Control Voltage		K = 0 dB K = 26 dB K = 88 dB		0 1.3 2.6		V V V
$\Delta K_v \over \Delta T_{pins}$	Volume Attenuation Thermal Drift (resistance control)	T_{pins} 25 to 85 °C $P_2 = 4.3 \text{ K}\Omega$			- 0.05		dB °C

DC TONE CONTROL

					 	_
KT	Tone Cut	$V_{sw} = 8 \text{ V or } V_4 = 2 \text{ V}$				l
		$V_{10} = 200 \text{ mV}$	•	14	dB	
		$P_1 = 12 \text{ K}\Omega \text{ to } 100 \Omega$		'-	u.b	١
		f = 10 KHz				1

ELECTRICAL CHARACTERISTICS (continued)

AUDIO FREQUENCY AMPLIFIER

Symbol	Parameter	Test Co	Test Conditions		Тур.	Max.	Unit
Po	Output Power (d = 10 %)	V _s = 24 V V _s = 12 V	$R_L = 16 \Omega$ $R_L = 8 \Omega$	3.5	4.1 1.5		W W
В	Frequency Response of Audio Amplifier (- 3 dB)	$P_0 = 1 \text{ W}$ $V_{sw} = 8 \text{ V}$ or $V_{10} = 200 \text{ mV}$	$R_{L} = 16 \Omega$ $V_{4} = 2 V$ $V_{0} = 4 V rms @$ 400 Hz	15	50		KHz
SVR	Supply Voltage Rejection	$P_2 = 12 \text{ K}\Omega \Delta f = 0$	f _{ripple} = 120 Hz		26		dB

V.C.R.

V ₄	Input Switching Voltage for				Floating		
	Recording for Playback					2	V
V _{sw}	Input Switching voltage for					2	V
	Recording for Playback			8			V
V ₁₀	Input Voltage (playback)	$V_4 = 2 V \text{ or}$ $V_0 = 4 V_{rms}$	$V_{sw} = 8 V$ $P_2 = 0$	50	70	100	mV
V ₁₀	Output Voltage (recording)	$P_2 = 12 \text{ K}\Omega$	$\Delta f = \pm 7.5 \text{ KHz}$	140	200	280	mV
R ₁₀	Input Resistance (playback)	$V_4 = 2 V$ or	$V_{sw} = 8 V$	10			ΚΩ
R ₁₀	Output Resistance (recording)	$\Delta f = \pm 7.5 \text{ KHz}, \text{ no}$	V_4 or $V_{sw} = 2 V$			100	Ω
d	Total harmonic Distortion of Pin 10 Output Signal	$\Delta f = \pm 7.5 \text{ KHz}$	$V_i = 1 \text{ mV}$		0.5		%
d	Total Harmonic distortion of 20 dB Over Load V ₁₀	$V_4 = 2 V$ $V_{10} = 1 V_{rms}$			0.5	3	%
SVR	Supply Voltage Rejection at Output Pin 10	$\Delta f = 0 f_{ripple} = 120$	Hz $P_2 = 12 \text{ K}\Omega$		66		dB
$\frac{S + N}{N}$	Signal and Noise Ratio at Output Pin 10	$\Delta f = \pm 25 \text{ KHz}$	$V_i \ge 1 \text{ mV}$		70		dB


OVERALL CIRCUIT

$\frac{S+N}{N}$	Signal to Noise Ratio	(*)	$V_i \ge 1 \text{ mV}$ $\Delta f = 0$	V _o = 4 Vrms		70		dB
d	Distortion	(*)	$P_o = 50 \text{ mW}$ $V_s = 24 \text{ V}$ $V_s = 12 \text{ V}$	$\Delta f = \pm 7.5 \text{ Hz}$ $R_L = 16 \Omega$ $R_L = 8 \Omega$		0.5 0.5		%
М	Muting	(*)	V _o = 4 V _{rms} @	no V_1 ; $V_1 = 0$	100			dB
Δf			P ₂ = 0	V _o = 4 Vrms		3	6	KHz

^{*} Test bandwidth = 20 KHz.



TEST CIRCUIT



TEST CONDITIONS (unless otherwise specified)

 $V_s = 24V$;

 $V_{SW} = 2V \text{ or no } V4;$

 $V_{in} = 1mV;$ $P_1 = 12KW;$ $Q_o = 60;$ $f_m = 400Hz;$

 $f_0 = 4.5MHz;$ $\Delta f = \pm 25KHz.$

 $R_L = \infty$;

Figure 1 : Relative Audio Output Voltage and Output Noise vs. Input Signal.




Figure 2: Output Voltage Alternance vs. DC Volume Control Resistance (a) or Vs. DC Volume Control Voltage (b).




Figure 3: DC Tone Control Cut of the High Audio Frequencies for some Values of Resistance Adjusted by P1.




Figure 5: △ AMR vs. Tuning Frequency Change




Figure 4 : Amplitude Modulation Rejection vs. Input Signal.




Figure 6 : Recovered Audio Voltage vs. Unloaded Q-factor of the Detector Coil.




Figure 7: Distortion vs. Unloaded Q-factor of the Detector Coil.




Figure 9 : Distortion vs. Tuning Frequency Change.




Figure 11: Audio Amplifier Frequency Response.




Figure 8 : Distortion vs. Frequency Variation.




Figure 10: Distortion vs. Output Power.




Figure 12: Output Power vs. Supply Voltage.




Figure 13 : Power Dissipation vs. Supply Voltage (sine Wave operation).




Figure 15: Quiescent Drain and Quiescent Output Voltage vs. Supply Voltage.





Figure 14 : Power Dissipation and Efficiency vs.
Output Power.



APPLICATION INFORMATION (refer to the block diagram)

IF AMPLIFIER-LIMITER

It is made by six differential stages of 15dB gain each so that an open loop gain of 90 dB is obtained. While a unity DC gain is provided, the AC closed loop gain is internally fixed at 70dB that allows a typical input sensitivity of $50\mu V$.

The differential output signal is single ended by a 20dB gain amplifier that through a buffer stage, feeds the detector system.

Internal diodes protect the inputs against overloads.

- Pin 2 is the IF non-inverting input
- Pin 3 is decoupled by a capacitor to open the AC loop

Pin 4 grounded by a capacitor, allows a typical sensitivity of 50μV. (see VCR facility too).

LOW-PASS FILTER, FM DETECTOR AND AMPLIFIER

The IF signal is detected by converting the frequency modulation into amplitude modulation and then detecting it.

Since the available modulated signal is a square wave, a 40dB/decade low-pass filter cuts its harmonics so that a sine wave can feed the two-resonances external network L1, C8 and C9.

This network defines the working frequency value, the amplitude of the recovered audio signal and its distortion at the highest frequency deviations.

The two resonances f1 (series resonance) and f2 (parallel resonance) can be computed respectively by:

$$X_{C9} = \frac{X_{L1} \cdot X_{C8}}{X_{L1} + X_{C8}} \text{ and } X_{L1} = X_{C8}$$

The ratio of these frequencies defines the peak-topeak separation of the "S" curve :

$$\frac{f2}{f1} = \sqrt{1 \frac{C_9}{C_8}}$$

A differential peak detector detects the audio frequency signal that amplified, reaches the deemphasis network R0; C11.

The AF amplifier can be muted (see turn-on and turn-off switch and VCR facility).

- Pin 7 is the output of the low-pass filter and one input of the differential peak detector
- Pin 8 is the other input of the differential peak detector

Pin 9 is used to provide the required deemphasis time constant by grounding it with C11.
 At this pin, the internal impedance of which is typically of 1.1 KΩ, is available the recovered audio signal as auxiliary output.

VCR FACILITY

The deemphathized AF signal reaches the switch follower block can provide to change the impedance of its output depending on the VCR function required.

The switch follower is driven by the threshold sensor block. This one switches both the amplifier and the switch follower by sensing the voltage at pin 4.

When no voltage is forced at pin 4 the function of pin 10 is of VCR output with low impedance; when the voltage at pin 4 is lower or higher than its quiescent value, the amplifier is muted and the impedance of pin 10 is switched to a high value for a proper VCR input operation.

Since pin 4 reaches also the inverting input of the IF amplifier-limiter, this one can be switched off two for best insulation of the pin 10 with the TV signal path.

So, the VCR facility followed this truth table:

Mode	Vsw	or V ₄	Function of Pin 10	Impedance of Pin 10
Recording	≤ 2 V	No One	Output	≤ 100 Ω
Playback	≥ 8 V	≤ 2 V	Input	≥ 10 KΩ

The output signal available when operating during recording is not dependent from both the volume and tone controls while, during playback, the input signal can be regulated by P1 and P2.

Pin 10, as input, can accept until 1 VRMS of overload.

- Pin 4 is the VCR switch driver
- Pin 10 is the VCR input/output pin.

DC TONE CONTROL

The same signal available or applied to pin 10, after a voltage to current converter, reaches, the DC Tone Control block. It operates, inside the 10 KHz bandwidth, by cutting the high audio frequencies with a variable slope of an RC network, by means of P_1

The maximum slope of the RC network is of 20 dB per decade and its pole is defined by :

 $X_{C11} = 6.8K\Omega$, typically.

Pin 11 – At this pin is tied the tone capacitor

Pin 12 – is the DC Tone Control input.

DC VOLUME CONTROL

After tone control regulation, the AF current signal reaches the DC volume control block, that controls its intensity. The normal control, for which the block has been designed for a narrow spread, is produced by P2; however, without P2, a voltage control can be operated by forcing a voltage at pin 13 through R8.

- Pin 12, already seen as a DCTC input, is the reference voltage for the DCVC. Because of this, a small interface between tone and volume regulation can be expected.
- Pin 13 is the DC volume control input.
- Pin 14 after a current to voltage converter, the audio frequency signal comes out a this pin.

AUDIO FREQUENCY POWER AMPLIFIER AND THERMAL PROTECTION

Through C12 the signal reaches the amplifier noninverting input. The closed loop gain is defined by



the feedback at pin 19 (inverting input) or by the ratio:

$$G_v = 20 \text{ Log } \frac{R5 + R4}{R5} \text{ (dB)}$$

The amplifier, thermally protected, can supply 4 W of power into a 16 Ω load with 24 V of supply voltage. The power output stage is a class B type.

- Pin 20 is the non-inverting input
- Pin 19 is the inverting input
- Pin 17 is the output of the AFPA.

TURN-ON AND TURN-OFF SWITCH

This block has been mainly designed to avoid, turning on the TV set, that transients, produced by the vision output, can reach the speaker.

Moreover this block, together an optimized rise time and full time of the supply voltage Vs, can avoid any pop generally produced during the turn-on and the turn-off transients.

Turning on, pin 1 follows the supply voltage V_S by means of C7; a threshold is reached and the muting of the AFPA output (pin 17) is suddenly produced

When V_S reaches it stop, C7 charges itself through the input impedance of pin 1 and the muting is removed with a time constant depending on the C7 value.

Turning off, the V_S trend, in series to the voltage $VS - V_1$ and which C7 is charged, drives pin 1 at a low level threshold and a sudden muting is produced again.

Since the turn-off can be operated with high output power, if the muting operates when the current through the inductance of the speaker is different from zero, a flyback is generated and then a small pop can be produced.

The flyback is clipped by integrated diodes.

The threshold that produce the muting have been chosen in the way that 1 Vpp of ripple on the supply voltage does not produce any switching.

By shorting pin 1 to ground through a 10 K Ω resistor the muting can be obtained.


Pin 1 is the turn-on and turn-off muting input.

SUPPLY

An integrated voltage regulator with different output levels, supplies all the blocks operating with small signal.


- _ Pin 18 is the main supply of the device.
- Pin 5; pin 6; pin 15 and pin 16 are the ground of the supply. These pins are used to drain out from the device the heat produced by the dissipated power.

Figure 16: Application Circuit.



Components	Units	Appl. 4.5 MHz	Appl. 5.5 MHz	Appl. 6 MHz
L1	μH 10 12 $Q_0 = 60$ $Q_0 = 80$. –	10 Q ₀ = 70
C5	pF	120	68	68
C4	pF	9	8.2	6.8
C8	nF	68	47	47
C.F.	_	Murata SFE 4.5 MA	Murata SFE 5.5 MB	Murata SFE 6.0 MB
C1	pF	22	18	18
R2	Ω	1000	560	470
R3	. Ω	1000	560	470

Figure 17: PC Board and Components Layout of the Circuit of Fig. 16 (1:1 scale).





TDA7211A




LOW VOLTAGE FM FRONT END


- LOW OSCILLATOR RADIATION
- OPERATING SUPPLY VOLTAGE: 1.3V TO 6V
- EXCELLENT GAIN STABILITY VS. SUP-PLY VOLTAGE
- HIGH SIGNAL HANDLING
- FEW EXTERNAL COMPONENTS
- BUILT-IN VARICAP FOR AFC
- MINIDIP PACKAGE PERMITS RATIONAL LAYOUT AND LOW PROFILE
- COVERS JAPANESE, US AND EUROPEAN BANDS

The TDA7211A is a monolithic FM turner suitable for portable radio and radio/cassette

player applications where a very low supply voltage is used and compactness is an important design consideration. It contains an RF amplifier, balanced mixer, one-pin local oscillator and a varicap diode for AFC. Very few external components are required. Mounted in a Minidip or SO-8 package, the TDA7211A is particularly suitable for slimline cassette-type radios.



BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS


V_s	Supply voltage	7	V
P_{tot}	Total power dissipation at $T_{amb} < 70^{\circ}C$	400	mW
T_{op}	Operating temperature	-20 to 85	°C
T_{stg} , T_{j}	Storage and junction temperature	-40 to 150	°C

CONNECTION DIAGRAM

(Top view)



SCHEMATIC DIAGRAM



THERMAL DATA

R _{th j-amb}	Thermal resistance junction-ambient	max	200	°C/W

ELECTRICAL CHARACTERISTICS ($V_s = 3V$, test circuit of fig. 1, $T_{amb} = 25^{\circ}C$, unless otherwise specified)

	Parameter	Test conditions		Min.	Тур.	Max.	Unit
Vs	Supply voltage			1,3	3	6	>
Vosc	Local oscillator voltage					330	mV _{rms}
Is	Supply current	V _s = 1.5 to 4.5V		2	3	4.5	mA
C _{AFC}	AFC diode capacitance	V _{AFC} = 1V			4		pF
K(*)	AFC diode variation	V _{AFC} = 1 to 3V			0.24		
G _c (**)	Conversion gain	V _s = 3V	f = 83 MHz f = 98 MHz	25 25	34 34		dB
		V _s = 1.6V	f = 83 MHz f = 98 MHz		32 32		dB
V _{STP}	Local oscillator stop voltage				1.2		V


(*)
$$K = \frac{C(1V) - C(3V)}{C(3V)}$$

(**)
$$R_i = 75\Omega$$
; $R_L = 300\Omega$

TYPICAL DC VOLTAGES (test circuit)


Pin	1	2	3	4	5	6	7	8
(V)	2.3	3	3	0	3	2.9	0	3

Fig. 1 - Test circuit



 $\begin{array}{l} {\sf BPF1} = {\sf TAIYO\ YUDEN} - {\sf B10861} \\ {\sf C_V} = {\sf C2, C3, C11, C12} = 20 + 20\ {\sf pF} \\ {\sf L1} = {\sf RF\ coil} - 5\ {\sf turns} - 0.6\ {\sf mm/4\ mm}. \\ {\sf L2} = {\sf OSC.\ coil} - 4\ {\sf turns} - 0.6\ {\sf mm/4\ mm}. \end{array}$

Fig. 2 - P.C. board and components layout of the test circuit (1:1 scale)



APPLICATION INFORMATION

Fig. 3 - Typical application for portable AM/FM radio





Fig. 4 - P.C. board and components layout of the circuit of fig. 3 (1:1 scale)



APPLICATION INFORMATION (continued)

PARTS LIST (Radioreceiver of fig. 3)

Code number	Value	Description		
PVC 1	FM 20 pF x 2	TOKO POLYVARICON		
	AM 140/82 pF	QT 22124		
L1	φ 4 mm. – 5 T # 0.6 mm.	FM RF COIL		
L2	φ 4 mm. – 4 T # 0.6 mm.	FM OSC. COIL		
L3	600 μH PRIMARY	00 μΗ PRIMARY AM ANT, COIL with ferrite		
	SEC 7 TURNS	bar ϕ 10 mm. x 80 mm.		
L4	22 μH INDUCTOR	TOKO 144LY - 220K		
D1	AA 119	GE DIODE		
F1	TAIYO YUDEN BPF10861K	FM BAND PASS FILTER		
F2	TOKO FM1 - 154 AN - 7A5965R	FMIFT		
F3	SFE 10.7 MA	CERAMIC FILTER		
F4	TOKO CF2 455C	AM IFT WITH CERAMIC FILTER		
F5 .	TOKO AM2 RLC - 4A7524EK	AM DET. COIL		
F6	TOKO RWO - 6A6574N	AM OSC. COIL		
F7	TOKO KACS - K586HM	FM DIS. COIL		

Typical performance of the radio receiver of fig. 3

Parameter		Te	st conditions	V _s = 3V	V _s = 1.6V
WAVEBANDS	FM			87 to 109 MHz	
	AM			523 to 1620 KHz	
SENSITIVITY	FM	S/N = 26 dB	Δf = ± 22.5 KHz	1.8 μV	2 μV
	AM	S/N = 20 dB	m = 0.3	400 μV	400 μV
AUDIO SIGNAL OUT	FM	Δf = ± 22.5 KHz		70 mV	55 mV
	AM	V _i = 1 mV/m	m = 0.3	80 mV	75 mV
DISTORTION (f _m = 1 KHz)	FM	V _i = 1 mV	Δf = ± 22.5 KHz	0.35%	0.5%
			Δf = 75 KHz	0.7%	0.75%
	АМ	5 mV/m	m = 0.3	0.8%	0.8%
		100 mV/m	m = 0.8	2%	1.9%
SIGNAL TO NOISE (f _m = 1 KHz)	FM	V _i = 1 mV	Δf = ± 22.5 KHz	50 dB	5C dB
	AM	$V_j = 1 \text{ mV/m}$	m = 0.3	33 dB	32 dB
AMPLITUDE MODULATION REJECTION	FM	V _i = 1 mV	Δf = 22.5 KHz m = 0.3	32 dB	31 dB
TWEET	2nd H.	f = 911 KHz		1%	1%
	3rd H.	f = 1370 KHz		0.2%	0.2%
QUIESCENT CURRENT				13.5 mA	12.5 mA

APPLICATION INFORMATION (continued)

Inversion of "S" shaped curve in quadrature discriminators

In FM receivers, the frequency used for the local oscillator is usually greater than the receiving frequency.

Anyway, in some cases it may be required to work with a local oscillator showing a frequency lower than the frequency of the received signal. According to this choice, the "S" shaped curve of the discriminator is therefore either positive or negative (the output d.c. voltage either increases or decreases as the input frequency increases) and the varicap diode of the AFC will have to be referred either to ground or to a reference voltage. The additional reference voltage may be circuitally unsuitable, besides increasing the costs. In the case of circuits using the monolithic tuner TDA7211 (internal varicap diode, with a side already connected to ground) the things would get still more complicated.

To overcome the problem, figure 5 shows a


simple circuit solution to perform the inversion. The traditional diagram is shown in figure 6 for comparision.


This solution may be used with all the SGS-THOM-SON radio circuits (TDA7220, TDA1220B, etc.) with performance equal to that achieved through the conventional circuitry.

In the diagram shown, the inversion of the curve is obtained through the replacement of the inductive reactance (normally 22 μ H) with a capacitance (12 pF) and the recovery of the d.c. voltages through L3.

L3, which is forced to resonance and strongly smoothed by R1, also performs the function of resistive load across the collector of the output transistor in IF limiter.

The described circuit doesn't modify the ease of calibration of the quadrature discriminators, makes the amplitude modulation rejection (AMR) more continuous and significantly reduces the harmonic radiation from the last limiter stage.











VERY LOW VOLTAGE AM-FM RADIO

- OPERATING SUPPLY VOLTAGE: 1.5 to 6V
- HIGH SENSITIVITY AND LOW NOISE
- LOW BATTERY DRAIN
- VERY LOW TWEET
- HIGH SIGNAL HANDLING
- VERY SIMPLE DC SWITCHING OF AM-FM
- AM SECTION OPERATES UP TO 30 MHz

The TDA 7220 is a monolithic integrated circuit in a 16-lead dual in-line plastic package designed for use in 3V, 4.5V and 6V portable AM-FM radio receivers.

The functions incorporated are:

AM SECTION

- Preamplifier and double balanced mixer with AGC
- On pin local oscillator

- IF amplifier with internal AGC
- Detector and audio preamplifier

FM SECTION

- IF amplifier and limiter
- Quadrature detector
- Audio preamplifier





DIP-16 Plastic (0.25)


ORDERING NUMBERS: TDA7220 (DIP-16)

TDA7220D (SO-16)


ABSOLUTE MAXIMUM RATINGS

٧¸	Supply voltage	6.5	V
P_{tot}	Total power dissipation at $T_{amb} < 110^{\circ}C$ (DIP-16)	400	mW
Top	Operating temperature	-20 to 85	°C
T_{stg}^{sp}, T_{j}	Storage and junction temperature	-55 to 150	°C


TYPICAL APPLICATION



CONNECTION DIAGRAM



BLOCK DIAGRAM



THERMA	AL DATA		DIP-16	SO-16	
R _{th j-amb}	Thermal resistance junction-ambient	max	100	200	°C/W

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}C$, $V_{s} = 3V$ unless otherwise specified, refer to test circuit)

Parameter		Test conditions	Min.	Тур.	Max.	Unit
Id	Drain current	AM section		11	18	mA
ì		FM section		10	15	mΑ

AM SECTION ($f_o = 1 \text{ MHz}$; $f_m = 1 \text{ KHz}$)

Vi	Input sensitivity	S/N = 26 dB	m = 0.3		12	25	μ∨
S/N	Signal to noise	V _i = 1 mV	m = 0.3	40	50		dB
ΔV _i	AGC range	∆V _{out} = 10 dB	m = 0.8	90			dB
V _o	Recovered audio signal (pin 9)	V _i = 1 mV	m = 0.3	40	80	110	mV
d	Distortion				0.6		%
Vн	Max input signal handling capability	m = 0.8	d < 10%	0.5			V
Ri	Input resistance between pins 2 and 4	m = 0			7.5		ΚΩ
Ci	Input capacitance between pins 2 and 4	m = 0			18		pF
Ro	Output resistance (pin 9)				4.5		ΚΩ
	Tweet 2 IF				40		dB
	Tweet 3 IF	m = 0,3	$V_i = 1 \text{ mV}$		55		dB

FM SECTION ($f_o = 10.7 \text{ MHz}$; $f_m = 1 \text{ KHz}$)

Vi	Input limiting voltage	-3 dB limiting point		33	80	μV
AMR	Amplitude modulation rejection	$\Delta f = \pm 22.5 \text{ KHz}$ m = 0.3 V _i = 3 mV		40		dB
S/N	Signal to noise	$\Delta f = \pm 22.5 \text{ KHz}$ $V_i = 1 \text{ mV}$	50	65		dB
d	Distortion	$\Delta f = \pm 22.5 \text{ KHz}$ $V_i = 1 \text{ mV}$		0.3		%
		∆f = ± 75 KHz		1.1	1.5	%
V _o	Recovered audio signal (pin 9)	$\Delta f = \pm 22.5 \text{ KHz}$ $V_i = 1 \text{ mV}$	40	70	90	mV
Ri	Input resistance between pin 16 and ground			6.5		ΚΩ
Ci	Input capacitance between pin 16 and ground			14		pF
Ro	Output resistance (pin 9)			4.5		ΚΩ

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25$ °C, $V_{s} = 1.6V$ unless otherwise specified, refer to test circuit)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ţ,	d Drain current	AM section		8	15	mΑ
		FM section		7	13	mΑ

AM SECTION $(f_0 = 1 \text{ MHz}; f_m = 1 \text{ KHz})$

Vi	Input sensitivity	S/N = 26 dB	m = 0.3		15	25	μV
S/N	Signal to noise	V _i = 1 mV	m = 0.3	40	48		dB
Vi	AGC range	∆V _{out} = 10 dB	m = 0.8	90			dB
Vo	Recovered audio signal (pin 9)	V _i = 1 mV	m = 0.3	40	75		mV
d .	Distortion	1			0.5		%
٧ _H	Max input signal handling capability	m = 0.8	d < 10%	0.5			V
Ri	Input resistance between pins 2 and 4	m = 0			7.5		ΚΩ
Ci	Input capacitance between pins 2 and 4	m = 0			18		pF
Ro	Output resistance (pin 9)				4.5		ΚΩ
,	Tweet 2 IF				40		dB
	Tweet 3 IF	m = 0.3	$V_{i} = 1 \text{ mV}$		55		dB

FM SECTION ($f_o = 10.7 \text{ MHz}$; $f_m = 1 \text{ KHz}$)

Vi	Input limiting voltage	-3 dB limiting point	50	μV
AMR	Amplitude modulation rejection	Δf = ± 22.5 KHz m = 0.3 V _i = 3 mV	34	dB
S/N	Ultimate quieting	Δf = ± 22.5 KHz V _i = 1 mV	55	dB
d	Distortion	$\Delta f = \pm 22.5 \text{ KHz}$ $V_i = 1 \text{ mV}$	0.6	%
Vo	Recovered audio signal (pin 9)	$\Delta f = \pm 22.5 \text{ KHz}$ $V_i = 1 \text{ mV}$	55	mV
Ri	Input resistance between pin 16 and ground		6.5	ΚΩ
Ci	Input capacitance between pin 16 and ground		14	pF
Ro	Output resistance (pin 9)		4.5	ΚΩ

Fig. 1 - Test circuit





Fig. 2 - PC board and component layout (1:1 scale) of the test circuit



AM-FM SWITCHING

AM~FM switching is achieved by applying a DC voltage at pin 13, to switch the internal reference.

Typical DC voltage (refer to the test circuit)

Pins	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Unit
АМ	3	1.1	3	1.1	1.1	2.5	3	0.7	1.2	3	0	2.1	2.1	2.9	3	2.9	V
FM	3	0	3	0	0	2.4	3	0	0.9	3	0	3	3	2,7	2.7	2.7	V

APPLICATION SUGGESTION

Recommended values referred to the test circuit of Fig. 1

Part number	Recommended value	Purpose	Smaller than recommended value	Larger than recommended value
C1	100 μF	100 μF AGC bypass Increase of the distortio at low audio frequency		Increase of the AGC time constant
C2 (*)	100 nF	AM input DC cut		
C3 (*)	10 nF	FM input DC cut		
C4 C5	20 nF 20 nF	FM amplifier bypass	Reduction of sensitivity	Bandwidth increase Higher noise
C7	100 nF	FM detector decoupling	Danger of RF irradiation	
C8	100 nF	Power supply bypass	Noise increase of the audio output	
C 9	10 μF	AGC bypass	Increase of the distortion at low audio frequency	Increase of the AGC time constant
C10 (*)	56 pF	Tuning of the AM oscillator at 1455 KHz		
C11	10 nF	50 μs FM de-enphasis		
C12	100 nF	Output DC decoupling	Low audio frequency cut	
C13	220 µF	Power supply decoupling	Increase of the distortion at low frequency	
C16	2.7 nF	AM detector capacitor	Low suppression of the IF frequency and harmonics	Increase of the audio distortion
R1 (*)	68 ohm	FM input matching		
R2 (*)	56 ohm	AM input matching		
R3	330 ohm	Ceramic filter matching		
R4	6.8 Kohm	FM detector coil Q setting	Audio output decrease and lower distortion	Audio output increase and higher distortion
R5	560 ohm	FM detector load resistor	Audio output decrease and higher AMR	
R6	13 Kohm	AM detector coil Q setting	Lower IF gain and Lower AGC range	Higher IF gain and lower AGC range

^(*) Only for test circuit.



Fig. 3 – Audio output and noise vs. input signal (AM section) $V_s = 3V$




Fig. 4 - Audio output and noise vs. input signal (AM section) $V_s = 1.6V$




Fig. 5 - Distortion vs. input signal (AM section) $V_s = 3V$




Fig. 6 - Distortion vs. input signal (AM section) $V_s = 1.6V$




Fig. 7 - Audio output vs. supply voltage (AM section)




Fig. 8 - Amplified AGC voltage (pin 4) vs. input signal (AM section)




Fig. 9 - Audio output and noise vs. input signal (FM section) $V_s = 3V$




Fig. 10 - Audio output and noise vs. input signal (FM section) $V_a = 1.6V$




Fig. 11 - Distortion vs. input signal (FM section) $V_s = 3V$




Fig. 12 - Distortion vs. input signal (FM section) $V_s = 1.6V$




Fig. 13 - Audio output vs. supply voltage (FM section)




Fig. 14 - Amplitude modulation rejection vs. input signal (FM section)




Fig. 15 - DC output voltage (pin 9) vs. supply voltage (FM section)




Fig. 16 - AFC output voltage (pin 9) vs. frequency deviation (FM section)






Fig. 17 - Drain current vs. supply voltage



APPLICATION INFORMATION

Fig. 18 - Stereo AM/FM miniradio




APPLICATION INFORMATION (continued)

Typical performance of the radio receiver of fig. 18 (V $_{\rm s}=3{\rm V}$, ${\rm R}_{\rm L}=32\Omega$)

Parameter			Test Conditions	Value
WAVEBANDS	FM			87.5 to 108 MHz
WAVEBANDS	AM			510 to 1620 KHz
	FM	S/N = 26 dB	Δf = 22.5 KHz	3 μV
SENSITIVITY	AM	S/N = 6 dB	m = 0.3	2 μV
	АМ	S/N = 26 dB	m = 0.3	10 μV
	FM	P ₀ = 20 mW	Δf = 22.5 KHz	0.5%
DISTORTION (fm = 1 KHz)	. ,,,	10 2011111	Δf = 75 KHz	1.8%
	AM	V _i = 100 μV	m = 0.8	1.1%
	FM	P _o = 20 mW	Δf = 22.5 KHz	60 dB
SIGNAL TO NOISE	FIVI	V _i = 100 μV	Δ1 - 22.5 NH2	60 dB
(fm = 1 KHz)	АМ	P _o = 20 mW	m = 0.3	45 dB
	Aivi	V _i = 1 mV	111 - 0.3	45 dB
AMPLITUDE MODULATION REJECTION	FM	V _i = 100 μV	Δf = 22.5 KHz m = 0.3	40 dB
QUIESCENT CURRENT	·		16 mA	
SUPPLY VOLTAGE RANG	BE .			1.6 to 3V

APPLICATION INFORMATION (continued)








TDA7222

3V AM/FM ONE-CHIP RADIO


- BUILT-IN FM F/E, AM/FM IF AND FM MPX
- AM DETECTOR COIL AND IF COUPLING CA-PACITOR ARE NOT NEEDED
- COMPACT PACKAGE: 24-Pin Shrink
- OPERATING SUPPLY VOLTAGE RANGE V_{CC (opr)} = 1.8 to 7.0V
- LED DRIVE CIRCUIT FOR TUNING INDICATION



DESCRIPTION


TDA7222 is AM/FM chip tuner ICs, which is designed for portable radios and 3V headphone radios.

PIN CONNECTIONS



552

BLOCK DIAGRAM





ELECTRICAL CHARACTERISTICS


FM IF : f = 10.7MHz, Δf = \pm 22.5kHz, f_m = 1kHz AM : f = 1MHz, MOD = 30%, f_m = 1kHz

 $MPX : f_m = 1kHz$

(unless otherwise specified)

Symbol		Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{CC} (FM)	Suppl	v Current	V _{IN} = 0, FM mode		13.2	20	mA
I _{CC} (AM)	Suppi	y Current	V _{IN} = 0, AM mode		8.4	13.5	mA
V _{IN} (lim)	F/E	Input Limiting Voltage	- 3dB limiting		10.0		dΒμ
Vosc	1/2	Local OSC Voltage	f _{OSC} = 72.3MHz		105		mV _{RMS}
V _{IN} (lim) IF		Input Limiting Voltage	- 3dB limiting	40	46	53	dΒμ
VOD	FM	Recovered Output Voltage	$V_{\text{IN}} = 80 dB\mu$		100	130	mV _{RMS}
S/N	IF	Signal to Noise Ratio	V _{IN} = 80dBμ		70		dB
THD		Total Harmonic Distortion	V _{IN} = 80dBμ		0.4		%
AMR		AM Rejection Ratio	$V_{IN} = 80 dB\mu$		40		dB
V _L		amp ON Sensitivity I _L = 1mA 5:		51		dΒμ	
G _V		Gain	$V_{IN} = 26dB\mu$	40	70	110	mV _{RMS}
VOD		Recovered Output Voltage	$V_{IN} = 60 dB\mu$	55	80	110	mV _{RMS}
S/N	AM	Signal to Noise Ratio	$V_{IN} = 60dB\mu$		42		dB
THD		Total Harmonic Distortion	$V_{IN} = 60 dB\mu$		1.0		%
VL		Lamp ON Sensitivity	I _L = 1mA		25		dΒμ
R19	Pin 19	Output Resistance	FM mode AM mode	0.75 12.5			kΩ kΩ
R _{IN}		Input Resistance			24		kΩ
Rout		Output Resistance			5		kΩ
V _{IN (Max.)} Stereo		Max. Composite Signal Input Voltage	L + R = 90%, P = 10% f _m = 1kHz, THD = 3%		350		mV _{RM} s
Sep			L + R = 135mV _{RMS} P = 15mV _{RMS}	20	42 35 42		dB dB dB
THD Monaural	MPX	Total Harmonic Distortion (monaural)	V _{IN} = 150mV _{RMS}		0.2		%
THD Stereo		Total Harmonic Distortion (stereo)	$L + R = 135 \text{mV}_{RMS}$ $P = 15 \text{mV}_{RMS}$		0.2		%
G _V (MPX)		Voltage Gain	V _{IN} = 150mV _{RMS}	- 6	- 4	- 1	dB
C.B.		Channel Balance	V _{IN} = 150mV _{RMS}	- 2	0	2	dB
V _L (ON)		Stereo Lamp (ON) Sensitivity	Dilet Innut		8	16	mV _{RMS}
V _L (OFF)		Stereo Lamp (OFF) Sensitivity	Pilot Input	2	6		mV _{RMS}
V _H		Stereo Lamp Hysteresis			2		mV _{RMS}
C.R.		Capture Range	P = 15mV _{RMS}		± 3		%
S/N		Signal to Noise Ratio			70		dB

APPLICATION CIRCUIT






COIL DATA

Coil		f	L	Co	Qo		Tu	rns		Wire	Ref. *
N°		(Hz)	(μ H)	(pF)		1 - 2	2 - 3	1 - 3	4 - 6		
L ₁	FM RF	100M	0.06	-	100			$2\frac{1}{4}$		0.5Ø UEW	S - 0258-00-021
L ₂	FM OSC	100M	0.045		100			$1\frac{3}{4}$		0.5Ø UEW	S - 0258-000-021
Lз	MW OSC	796k	268		125	14	86			0.06Ø UEW	S - 2157-2239-213A
L ₄	MW ANT	796k	600		200					0.07Ø x 3 USTC	S - CORE 10Ø x 80mm
T ₁	FM MIX	10.7M		75	100			13	2	0.1Ø UEW	S - 2153-414-041
T ₂	AM MIX	455k		330	115			132	9	0.06Ø UEW	S - 2150-2162-057
T ₃	FM DET	10.7M		47	165			16		0.1Ø MUEW	S - 2153-4095-122

^{*} S : Sumida Electric CO, LTD.









SINGLE-CHIP AM/FM RADIO WITH FRONT-END


- BUILT-IN FM F/E AND AM/FM IF
- AM DETECTOR COIL AND IF COUPLING CA-PACITOR ARE NOT NECESSARY
- WIDE OPERATING VOLTAGE RANGE (1.8 - 7V)
- LED DRIVE CIRCUIT FOR TUNING INDICATOR



DESCRIPTION


TDA7227 is a mono AM/FM one chip tuner ICs which is designed for portable radios, clock radios and radio cassette recorders.

PIN CONNECTIONS



February 1991

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
Vs	Supply Voltage	9	V	
I _{LED}	LED Current	10	mA	
V _{LED}	Led Voltage	10	V	
T _{oper}	Operating Temperature	- 25 to 75	°C	
T _{stg}	Storage Temperature	-55 to 150	°C	

RECOMMENDED OPERATING CONDITION AT TA = 25°C

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	1.8 to 7	V
T _{oper}	Operating Temperature	- 20 to 60	°C

ELECTRICAL CHARACTERISTICS

 $T_A = 25^{\circ}C, V_{CC} = 3V$

F/E: f = 100MHz, $f_m = 1kHz$

FM IF : f = 10.7MHz, f = +22.5kHz, $f_m = 1kHz$ AM : f = 1MHz, m = 30%, $f_m = 1kHz$

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage		1.8	3	7	٧
Icc	Supply Current	V _{IN} = 0, FM mode V _{IN} = 0, AM mode		9 7		mA mA
V _{IN} (lim)	FM F/E Input Limiting Voltage	- 3dB limiting		10		dΒμ


FM SECTION

V _{IN} (lim)	Input Limiting Voltage	- 3dB limiting	44	dΒμ
Vo	Recovered Output Voltage	V _{IN} = 80dBμ	80	mV
S/N	Signal to Noise Ratio	V _{IN} = 80dBμ	70	dB
THD	Total Harmonic Distorsion	V _{IN} = 80dBμ	0.4	%
AMR	AM Rejection Ratio	V _{IN} = 80dBu	50	dB

AM SECTION

Gv	Gain	$V_{IN} = 26dB\mu$	40	mV
Vo	Recovered Output Voltage	V _{IN} = 60dBμ	60	mV
S/N	Signal to Noise Ratio	V _{IN} = 60dBμ	44	dB
THD	Total Harmonic Distorsion	$V_{IN} = 60 dB\mu$	1.0	%
Ro	Pin 12 Output Resistance	FM mode AM mode	5 5	kΩ kΩ


TEST CIRCUIT



COIL DATA

Coil N°	f	L	Co	Qo			Turns			Wire	Ref. *
	(Hz)	(μ H)	(pF)	oF)	1 - 2	2 - 3	1 - 3	1 - 4	1 - 6	(mm∅)	
L1 FM RF	100M			100				$2\frac{1}{2}$		0.5 UEW	
L2 FM OSC	100M			100			$2\frac{3}{4}$			0.5 UEW	
L3 AM OSC	796k	288		115	13	73				0.08 UEW	S - 4147 - 1356 - 045
T1 FM MIX	10.7M		75	115			12		1	0.12 UEW	S - 0133 - 309 - 045
T2 AM MIX	455k		180	120			180		15	0.08 UEW	S - 2150 - 2162 - 165
T3 FM DET	10.7M		47	165			16			0.09 UEW	S - 2153 - 4095 - 132

^{*} S : Sumida Electronic CO. Ltd.





TDA7231/A

1.6W AUDIO AMPLIFIER

- OPERATING VOLTAGE 1.8 TO 15V
- LOW QUIESCENT CURRENT
- HIGH POWER CAPABILITY
- LOW CROSSOVER DISTORTION
- SOFT CLIPPING

The TDA7231 is a monolithic integrated circuit in 4+4 lead minidip package. It is intended for use as class AB power amplifier with wide range

of supply voltage in portable radios, cassette recorders and players, etc.



Powerdip (4 + 4)

ORDERING NUMBER: TDA7231

ABSOLUTE MAXIMUM RATINGS

٧,	Supply voltage	16	٧
P _{tot}	Total power dissipation at $T_{amb} = 50^{\circ}C$	1.25	W
	at $T_{case} = 70^{\circ}C$	4	W
l _o	Output peak current	1	Α
T_{stg} , T_j	Storage and junction temperature	-40 to 150	°C

CONNECTION DIAGRAM

(Top view)




Fig. 1 - Test and application circuit





Fig. 2 - P.C. board and components layout



THERMAL DATA

R _{th i-amb}	Thermal resistance juction ambient	max	80	°C/W
R _{th j-pins}	Thermal resistance junction-pins	max	15	°C/W

ELECTRICAL CHARACTERISTICS ($V_s = 6V$, $T_{amb} = 25^{\circ}C$, unless otherwise specified)

	Parameter	Tes	st Conditions	Min.	Тур.	Max.	Unit
Vs	Supply voltage			1.8		15	V
Vo	Quiescent out voltage	v	's = 6V		2.7		V
		V	's = 3V		1.2		
I _d	Quiescent drain current				3.6	9	mA
l _b	Input bias current				100		nΑ
Po	Output power	$d = 10\% \\ V_{S} = 12V \\ V_{S} = 9V \\ V_{S} = 6V \\ V_{S} = 6V \\ V_{S} = 3V \\ V_{S} = 3V$	$R_{L} = 8\Omega$ $R_{L} = 4\Omega$ $R_{L} = 8\Omega$ $R_{L} = 4\Omega$ $R_{L} = 4\Omega$		1.8 1.6 0.4 0.7 110 70		W W W W mW
d	Distortion	$P_0 = 0.2W$ f = 1KHz	R _L = 8Ω		0.3		%
G _v	Closed loop voltage gain				38		dB
R _{in}	Input resistance	f = 1KHz		100			ΚΩ
eN	Total input noise	B = 10K0	B = Curve A		2		μ∨
		$R_s = 10K\Omega$	B = 22Hz to 22KHz		3] # V
SVR	Supply voltage rejection	f = 100Hz	$Rg = 10K\Omega$	24	33		dB

Fig. 3 - Output power versus supply voltage




Fig. 4 - Quiescent current versus supply voltage




Fig. 5 - Quiescent output voltage versus supply voltage





Fig. 6 - Supply voltage rejection versus frequency







1W AUDIO AMPLIFIER WITH MUTE

- OPERATING VOLTAGE 1.8 TO 15V
- EXTERNAL MUTE OR POWER DOWN FUNCTION
- IMPROVED SUPPLY VOLTAGE REJECTION
- LOW QUIESCENT CURRENT
- HIGH POWER CAPABILITY
- LOW CROSSOVER DISTORTION

The TDA7233 is a monolithic integrated circuit in 8 pin Minidip or SO-8 package, intended for

use as class AB power amplifier with a wide range of supply voltage from 1.8V to 15V in portable radios, cassette recorders and players.





Minidip Plastic

SO-8J


ORDERING NUMBER: TDA7233 (Minidip)

TDA7233D (SO-8)

ABSOLUTE MAXIMUM RATINGS

V,	Supply voltage	16	٧
l _o	Output peak current	1	Α
P_{tot}	Total power dissipation at $T_{amb} = 50^{\circ}C$	1	W
$T_{stg}, \; T_{j}$	Storage and junction temperature	-40 to 150	°C

APPLICATION CIRCUIT



CONNECTION DIAGRAMS

(Top view)





Fig. 1 - Test and application circuit



Note: Switch Open = Mute Swith Closed = Play

THERMA	AL DATA	SO-8	Minidip	
R _{th j-amb}	Thermal resistance junction-ambient	max	200°C/W	100°C/W

ELECTRICAL CHARACTERISTICS ($V_s = 6V$, $T_{amb} = 25^{\circ}C$, unless otherwise speficied)

	Parameter	Test Cond	itions	Min.	Тур.	Max.	Unit
Vs	Supply voltage			1.8		15	V
Vo	Quiescent out voltage				2.7		V
		V _s = 3V V _s = 9V			1.2 4.2		V V
Id	Quiescent drain current	MUTE HIGH			3.6	9.	
		MUTE LOW	-		0.4		mA
Ib	Input bias current				100		nA
Po	Output power	$d = 10\%$ $V_{S} = 12V$ $V_{S} = 9V$ $V_{S} = 6V$ $V_{S} = 6V$ $V_{S} = 3V$ $V_{S} = 3V$	$f = 1KHz$ $R_{L} = 8\Omega$ $R_{L} = 4\Omega$ $R_{L} = 8\Omega$ $R_{L} = 8\Omega$ $R_{L} = 4\Omega$ $R_{L} = 4\Omega$ $R_{L} = 8\Omega$		1.9 1.6 0,8 0.4 0,45 110 70		W W W W W mW
d	Distortion	P _O = 0.5W f = 1KHz	R _L = 8Ω V _s = 9V		0.3		%
G _v	Closed loop voltage gain	f = 1KHz			39		dB
R _{IN}	Input resistance	f = 1KHz		100			ΚΩ
eN	Total input noise	B = Curve A			2		.,
	(R _s = 10KΩ)	B = 22Hz to 22KH	łz		3		μV
SVR	Supply voltage rejection	f = 100Hz, Rg = 10KΩ		40	45		dB
	MUTE attenuation	V _O = 1V			70		dB
	MUTE threshold				0.6		V
I _M	MUTE current	V _s = 15V			0.4		mA

Fig. 2 - Output power vs. supply voltage




Fig. 3 - Supply voltage rejection vs. frequency




Fig. 4 – DC output voltage vs. supply voltage




Fig. 5 - Quiescent current vs. supply voltage





Fig. 6 - Total dissipated power vs. supply voltage








1W AUDIO AMPLIFIER WITH MUTE

ADVANCE DATA


- OPERATING VOLTAGE 1.8 TO 15V
- EXTERNAL MUTE OR POWER DOWN FUNCTION
- IMPROVED SUPPLY VOLTAGE REJECTION
- LOW QUIESCENT CURRENT
- HIGH POWER CAPABILITY
- LOW CROSSOVER DISTORTION

DESCRIPTION

The TDA7233S is a monolithic integrated circuit in SIP 9, intended for use as class AB power amplifier with a wide range of supply voltage from 1.8V to 15V in portable radios, cassette recorders and players.




TEST AND APPLICATION CIRCUIT



MUTE SWITCH	CONDITION		
OPEN	MUTE		
CLOSED	PLAY		

PIN CONNECTION (Top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	16	V
lo	Output Peak Current	1	А
P _{tot}	Total Power Dissipation T _{amb} = 50°C	1	W
T _{stg} , T _i	Storage and Junction Temperature	-40 to 150	°C

THERMAL DATA

Symbol	Description		Value	Unit
R _{th j-amb}	Thermal Resistance Junction-ambient	Max	70	°C/W
R _{th j-case}	Thermal Resistance Junction-pins	Max	10	°C/W

ELECTRICAL CHARACTERISTICS ($V_S = 6V$, $T_{amb} = 25^{\circ}C$, unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply Voltage		1.8		15	V
Vo	Quiescent Output Voltage			27		V
		V _S = 3V V _S = 9V		1.2 4.2		V V
ld	Quiescent Drain Current	PLAY		3.6	9	mA
		MUTE		0.4		mA
I _b	Input Bias Current			100		nA
Po	Output Power	$\begin{array}{lll} d = 10\% & f = 1kHz \\ V_S = 12V & R_L = 8\Omega \\ V_S = 9V & R_L = 4\Omega \\ V_S = 9V & R_L = 8\Omega \\ V_S = 6V & R_L = 8\Omega \\ V_S = 6V & R_L = 4\Omega \\ V_S = 3V & R_L = 4\Omega \\ V_S = 3V & R_L = 8\Omega \\ \end{array}$	0.8 0.45	1.9 1.6 1 0.4 0.7 110 70		W W W W W mW
d	Distortion	$\begin{array}{ll} P_O = 0.5W & R_L = 8\Omega \\ f = 1KHz & V_S = 9V \end{array}$		0.3		%
Gv	Closed Loop Voltage Gain	f = 1KHz		39		dB
R _{IN}	Input Resistance	f = 1KHz	100			KΩ
en	Total Input Noise ($R_S = 10K\Omega$)	B = Curve A		2		μV
		B = 22Hz to 22KHz		3		μV
SVR	Supply Voltage Rejection	$R_g = 10K\Omega$ f = 100Hz	40	45		dB
	MUTE Attenuation	$V_0 = 1V$, $f = 100Hz$ to $10KHz$		70		dB
	MUTE Threshold			0.6		V
I _M	MUTE Current	V _S = 15V		0.4	2	mA

Figure 1: Output Power vs. Supply Voltage




Figure 2: Supply Voltage Rejection vs. Frequency




Figure 3: DC Output Voltage vs. Supply Voltage




Figure 4: Quiescent Current vs. Supply Voltage





Figure 5: Total Dissipated Power vs. Supply Voltage





VERY LOW VOLTAGE AUDIO BRIDGE

ADVANCE DATA

The TDA7236 is a monolithic bridge audio amplifier in minidip and SO-8J package intended for use as audio power amplifier in telephone sets, mono radio receivers, etc.. Its main features are: minimum working supply voltage of 0.9V and low quiescient current.





SO-8J

Minidip Plastic


ORDERING NUMBER: TDA7236 (Minidip)

TDA7236D (SO-8J)


ABSOLUTE MAXIMUM RATINGS

V_s	Supply voltage	1.8	V
l _o	Output power current	50	mΑ
P_{tot}	Total power dissipation at $T_{amb} = 50^{\circ}C$	0.5	. W
T_{stg},T_{j}	Storage and junction temperature	-40 to +150	°C

Fig. 1 - Test and Application circuit




SCHEMATIC DIAGRAM



CONNECTION DIAGRAM

(Top view)



THERMAL DATA

$R_{th j-amb}$	Thermal resistance junction-ambient	max	200	°C/W
			1	

ELECTRICAL CHARACTERISTICS (Refer to the test circuit $V_s = 1.25V$, $T_{amb} = 25^{\circ}C$, unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply voltage range		0.9		1.6	V
Vo	Quiescent output voltage			0.62		V
Ι _d	Total quiescent drain current			1	3	mA
G_{v}	Voltage gain			31		dB
Ri	Input resistance			10		ΚΩ
Po	Output power	$R_{L} = 32\Omega$; f = 1KHz; d = 10%	13	17		mW
d	Distortion	$R_L = 32\Omega$; f = 1KHz; $P_0 = 5$ mW		1		%
В	Bandwidth	,	:	200Hz to	10KHz	Z
eN	Total input noise voltage (curve A)			2		μ∨
Vos	Output DC offset voltage	·		30		mV

Fig. 2 - Output power vs. supply voltage




Fig. 3 - Drain current vs. supply voltage referred to Fig. 2






Fig. 4 - P.C. board and components layout of the circuit of Fig. 1 (1:1 scale)



TYPICAL APPLICATION CIRCUIT

Fig. 5 - Telephone listening amplifier




TDA7240A



20W BRIDGE AMPLIFIER FOR CAR RADIO

- COMPACT HEPTAWATT PACKAGE
- FEW EXTERNAL COMPONENTS
- OUTPUT PROTECTED AGAINST SHORT CIRCUITS TO GROUND AND ACROSS LOAD
- DUMP TRANSIENT
- THERMAL SHUTDOWN
- LOUDSPEAKER PROTECTION
- HIGH CURRENT CAPABILITY
- LOW DISTORTION/LOW NOISE




DESCRIPTION


The TDA7240A is a 20W bridge audio amplifier IC designed specially for car radio applications. Thanks to the low external part count and compact Heptawatt 7-pin power package the TDA7240A occupies little space on the printed circuit board.

Reliable operation is guaranteed by a comprehensive array of on-chip protection features. These include protection against AC and DC output short circuits (to ground and across the load), load dump transients, and junction overtemperature. Additionally, the TDA7240A protects the loudspeaker when one output is short-circuited to ground.

Figure 1: Test and Application Circuit



PIN CONNECTION (Top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	18	V
Vs	DC Supply Voltage	28	V
Vs	Peak Supply Voltage (for 50ms)	40	V
l _o (*)	Peak Output Current (non repetitive t = 0.1ms)	4.5	Α
I _o (*)	Peak Output Current (repetitive f ≥ 10Hz)	3.5	Α
P _{tot}	Power Dissipation at T _{case} = 85°C	16	W
T _{stg} , T _j	Storage and Junction Temperature	- 40 to 150	°C

^(*) Internally limited

R _{th j-case}	Thermal Resistance Junction-case	Max	4	°C/W


ELECTRICAL CHARACTERISTICS (refer to the circuit of fig. 1, T_{amb} = 25 °C, R_{th} (heatsink) = 4 °C/W, V_s = 14.4 V)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
Vs	Supply Voltage					18	V
Vos	Output Offset Voltage					150	mV
I _d	Total Quiescent Current	$R_L = 4\Omega$			65	120	mA
Po	Output Power	f = 1KHz	$R_L = 4\Omega$	18	20		w
		d = 10%	$R_L = 8\Omega$	10	12		•
d	Distortion	$R_L = 4\Omega$ $P_o = 50$ mW to 12	f = 1KHz 2W	-	0.1	0.5	%
		$R_L = 8\Omega$ $P_o = 50 \text{ mW to } 6$	f = 1KHz W		0.05	0.5	
G _v	Voltage Gain	f = 1KHz		39.5	40	40.5	dB
SVR	Supply Voltage Rejection	f = 100Hz	$R_g = 10K\Omega$	35	40		dB
E _N	Total Input Noise	(*)	D 40160		2		.,
		(**)	$R_s = 10K\Omega$		3	10	μV
η	Efficiency	$R_L = 4\Omega$ $P_o = 20W$	f = 1KHz		65		%
I _{sb}	Stand-by Current				200		μΑ
Ri	Input Resistance	f = 1KHz		70			ΚΩ
Vi	Input Sensitivity	f = 1KHz P _o = 2W	$R_L = 4\Omega$		28		mV
fL	Low Frequency Roll Off (- 3dB)	P _o = 15W	$R_L = 4\Omega$			30	Hz
f _H	High Frequency Roll Off (- 3dB)	P _o = 15W	$R_L = 4\Omega$	25			KHz
As	Stand-by Attenuation	$V_o = 2V_{rms}$		70	90		dB
V _{TH (pin 2)}	Stand-by Threshold					1	V

(*) B= Curve A

(**) B = 22Hz to 22 KHz

Figure 2: P.C. Board and Components layout of the Circuit of Fig. 1.(1:1scale)



APPLICATION SUGGESTION

The recommended values of the components are those shown on application circuit of Fig. 1. Different values can be used, the following table can help the designer.

Component	Recommanded Value	Purpose	Larger Than	Smaller Than
R1, R2	2.2Ω	Frequency Stability	Danger of High Frequency Oscillation	
C1	1μF	Input DC Decoupling	Higher Turn On and Stand-by Delay	Higher Turn On Pop. Higher Low Frequency Cutoff
C2	22μF	Ripple Rejection	Increase of SVR Increase of the Turn On Delay	Degradation of SVR
C3	22μF	Feedback Low Frequency Cutoff		Higher Low Frequency Cutoff
C6, C7	0.22μF	Frequency Stability		Danger of Oscillation
C4	220μF	Supply Filter		Danger of Oscillation
C5	0.1μF	Supply Bypass		Danger of Oscillation

Figure 3: Output Power vs. Supply Voltage.




Figure 5 : Output Power vs. Supply voltage.




Figure 4: Distortion vs. Output Power.




Figure 6: Distortion vs. Output Power.




Figure 7: Distortion vs. Frequency.




Figure 9 : Power Dissipation and Efficiency vs. Output Power.




Figure 8 : Supply Voltage Rejection vs. Frequency.





Figure 10 : Power Dissipation and Efficiency vs. Output Power.








20W BRIDGE AMPLIFIER FOR CAR RADIO

- VERY LOW STAND-BY CURRENT
- GAIN = 26dB
- OUTPUT PROTECTED AGAINST SHORT CIRCUITS TO GROUND AND ACROSS LOAD
- COMPACT HEPTAWATT PACKAGE
- DUMP TRANSIENT
- THERMAL SHUTDOWN
- LOUDSPEAKER PROTECTION
- HIGH CURRENT CAPABILITY
- LOW DISTORTION / LOW NOISE


The TDA7241 is a 20W bridge audio amplifier IC designed specially for car radio applications. Thanks to the low external part count and compact Heptawatt 7-pin power package the TDA7241 occupies little space on the printed circuit board.

Reliable operation is guaranteed by a comprehensive array of on-chip protection features.

These include protection against AC and DC output short circuits (to ground and across the load), load dump transients, and junction overtemperature. Additionally, the TDA7241 protects the loudspeaker when one output is short-circuited to ground.




TEST CIRCUIT



CONNECTION DIAGRAM

(Top view)



ABSOLUTE MAXIMUM RATINGS

V,	Operating supply voltage	18	V
V.	DC supply voltage	28	V
V,	Peak supply voltage (for 50ms)	40	V
l _o (*)	Peak output current (non repetitive t = 0.1ms)	4.5	Α
I _o (*)	Peak output current (repetitive f ≥ 10Hz)	3.5	Α
P_{tot}	Power dissipation at $T_{case} = 70^{\circ}C$	20	W
T_{stg} , T_j	Storage and junction temperature	-40 to 150	°C

^(*) Internally limited

R _{th j-case}	Thermal resistance junction-case	max	4	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the circuit of Fig. 1, T_{amb} = 25°C, R_{th} (heatsink)= 4°C/W, V_s = 14.4V)

	Parameter	Test (Conditions	Min.	Тур.	Max.	Unit
V _s	Supply voltage			9.5		18	V
Vos	Output offset voltage					150	mV
I _d	Total quiescent current	$R_L = 4\Omega$			65	120	mA
P_{O}	Output power	f = 1 KHz	R _L = 4Ω	18	20		100
		d = 10%	R _L = 8Ω	10	12		W
d	Distortion	$R_L = 4\Omega$ $P_0 = 50 \text{ mW to}$	f = 1 KHz 12W		0.1	0.5	9/
		$R_L = 8\Omega$ $P_o = 50 \text{ mW to}$	f = 1 KHz 6W		0.05	0.5	%
G _v	Voltage gain	f = 1 KHz			26		dB
SVR	Supply voltage rejection	f = 100 Hz		45	52		dB
E _n	Total input noise	(*)	D 1016		2	4	
		(**)	$-R_s = 10 K\Omega$		3		μ∨
η	Efficiency	$R_L = 4\Omega$ $P_0 = 20W$	f = 1 KHz		65		%
I _{sb}	Stand-by current				1		μА
R _i .	Input resistance	f = 1 KHz		70			ΚΩ
Vi	Input sensitivity	f = 1 KHz P _o = 2W	$R_L = 4\Omega$		140		mV
fL	Low frequency roll off (-3 dB)	P _o = 15W	$R_L = 4\Omega$			30	Hz
f _H	High frequency roll off (-3 dB)	P _o = 15W	R _L = 4Ω	25			KHz
A _s	Stand-by attenuation	V _o = 2 V _{rms}		70	90		dB
V _{TH} (pin.	2) Stand-by threshold					1	V

(*) B = Curve A

(**) B = 22 Hz to 22 KHz







20W BRIDGE AMPLIFIER FOR CAR RADIO

ADVANCE DATA

- VERY LOW STAND-BY CURRENT
- GAIN = 32dB
- OUTPUT PROTECTED AGAINST SHORT CIRCUITS TO GROUND AND ACROSS LOAD
- COMPACT HEPTAWATT PACKAGE
- DUMP TRANSIENT
- THERMAL SHUTDOWN
- LOUDSPEAKER PROTECTION
- HIGH CURRENT CAPABILITY
- LOW DISTORTION / LOW NOISE

DESCRIPTION

The TDA7241B is a 20W bridge audio amplifier IC designed specially for car radio applications. Thanks to the low external part count and compact Heptawatt 7-pin power package the TDA7241B occupies little space on the printed circuit board.

Reliable operation is guaranteed by a compre-

Heptawatt H Heptawatt V


ORDERING NUMBERS:

TDA7241BH TDA7241BV


hensive array of on-chip protection features.

These include protection against AC and DC output short circuits (to ground and across the load), load dump transients, and junction overtemperature. Additionally, the TDA7241B protects the loudspeaker when one output is short-circuited to ground.

Figure 1: Test and Application Circuit



PIN CONNECTION (Top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	18	V
Vs	DC Supply Voltage	28	V
Vs	Peak Supply Voltage (t = 50ms)	40	V
lo	Peak Output Current (non repetitive t = 0.1ms)	4.5	Α
lo	Peak Output Current (repetitive f ≥ 10Hz)	3.5	Α
P _{tot}	Power Dissipation at T _{case} = 85°C	16	W
T _{sta} , T _i	Storage and Junction Temperature	-40 to 150	°C

Symbol	Description		Value	Unit
R _{th j-case}	Thermal Resistance Junction-case	Max	4	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the circuit of Fig. 1; $V_S = 14.4V$; R_{th} (heatsink) = $4^{\circ}C/W$, $T_{amb} = 25^{\circ}C$, unless otherwise specified

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply Range				18	V
l _d	Total Quiescent Current	$R_L = 4\Omega$			80	mA
Vos	Output Offset Voltage				100	mV
Po	Output Power	$ \begin{array}{cccc} R_L = 2\Omega \\ f = 1 \text{KHz} & d = 10\% & R_L = 4\Omega \\ R_L = 8\Omega & \end{array} $	18	26 20 12		w
d	Distortion	$\begin{array}{ll} R_L = 4\Omega & \text{f} = 1 \text{KHz} \\ P_O = 50 \text{mW to } 12 \text{W} \end{array}$		0.1	0.5	%
-		$\begin{array}{l} R_L = 8\Omega & f = 1 \text{KHz} \\ P_O = 50 \text{mW to 6W} \end{array}$		0.05		%
G_V	Voltage Gain	f = 1KHz	31	32	33	dB
SVR	Supply Voltage Rejection	$f = 100$ Hz $R_S = 10$ K Ω	40	50		dB
En	Total Input Noise	B = Curve A $R_S = 10K\Omega$		2		μV
		$B = 22Hz$ to $22KHz$ $R_S = 10K\Omega$		3	10	mV
η	Efficiency	$R_L = 4\Omega$ $f = 1KHz$ $P_O = 20W$		65		%
I _{sb}	Stand-by Current				100	μΑ
Ri	Input Resistance	f = 1KHz	70			ΚΩ
Vi	Input Sensitivity	f = 1KHz $P_0 = 2W$ $R_L = 4\Omega$		70		mV
fL	Low Frequency Roll Off (-3dB)	$P_O = 15W$ $R_L = 4\Omega$		30		Hz
f _H	High Frequency Roll Off (-3dB)	$PO = 15W$ $R_L = 4\Omega$	25			KHz
As	Stand-by Attenuation	V _O = 2Vrms	70	90		dB
V _{TH} (pin.2)	Stand-by Threshold				1	V
T _{sd}	Thermal Shutdown Junction Temp.			150		°C

^(*) B = Curve (**) B = 22Hz to 22KHz

Figure 2: P.C. Board and Component Layout of the Circuit of Fig. 1 (1:1 scale).




Figure 3: Output Power vs. Supply Voltage




Figure 5: Distortion vs. Output Power




Figure 7: Distortion vs. Output Power




Figure 4: Output Power vs. Supply Voltage




Figure 6: Distortion vs. Output Power




Figure 8: SVR vs. Frequency




Figure 9: Power Dissipation and Efficiency vs. Output Power





Figure 10: Power Dissipation and Efficiency vs. Output Power







5W AUDIO AMPLIFIER WITH MUTING AND STAND-BY

ADVANCE DATA

- MUTING AND STAND-BY FUNCTIONS
- VOLTAGE RANGE UP TO 30V
- HIGH SUPPLY VOLTAGE REJECTION SVR TYP = 50dB (f = 100Hz)
- MUSIC POWER = 12W (R_I = 4Ω , d = 10%)
- PROTECTION AGAINST CHIP OVER TEMPERATURE


Powerdip 9+9 ORDERING NUMBER: TDA7245

low frequency power amplifier in a wide range of applications in radio and TV sets.

DESCRIPTION

The TDA7245 is a monolithic integrated circuit in 9+9 POWERDIP package, intended for use as


Figure 1: Test and Application Circuit



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	30	V
lo	Output Peak Current (non repetitive t = 100μs)	3	Α
lo	Output Peak Current (repetitive, f > 20Hz)	2.5	А
P _{tot}	Power Dissipation at T _{amb} = 80°C at T _{case} = 70°C	1 6	W
T _{stg} , T _i	Storage and junction Temperature	-40 to 150	°C

PIN CONNECTION (Top view)



Symbol	Description		Value	Unit
R _{th j-case}	Thermal Resistance junction-case	Max	15	°C/W
Rth j-amb	Thermal Resistance junction-ambient	Max	70	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $T_{amb} = 25^{\circ}C$, f = 1kHz; unless otherwise specified).

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply Voltage		12		30	V
Vo	Quiescent Output Voltage	V _S = 24V		11.6		V
ld	Quiescent Drain Current	V _S = 14V V _S = 28V		17 21	35	mA mA
Po	Output Power	$ d=1\%, \ f=1KHz \\ V_S=14V, \ R_L=4\Omega \\ V_S=18V, \ R_L=8\Omega $		4 4		W W
		$ d = 10\%, f = 1 \text{KHz} \\ V_S = 14 \text{V}, R_L = 4 \Omega \\ V_S = 18 \text{V}, R_L = 8 \Omega $	4	5 5		W W
		Music Power (*) $V_S = 24V$, $d = 10\%$, $R_L = 4\Omega$		12		W
d	Harmonic Distortion	$\begin{split} &V_S=14V,R_L=4\Omega,\\ &P_O=50mWto3W\\ &f=1KHz\\ &f=10KHz \end{split}$		0.15 0.8	0.5	% %
		$\label{eq:second-state} \begin{array}{l} V_S = 18V, \; R_L = 8\Omega, \\ P_O = 50mW \; to \; 3.5W \\ f = 1KHz \\ f = 10KHz \end{array}$		0.12 0.5		% %
		$\label{eq:VS} \begin{array}{l} V_S = 22V, \ R_L = 16\Omega, \\ P_O = 50mW \ to \ 3W \\ f = 1KHz \\ f = 10KHz \end{array}$		0.08 0.4		% %
Ri	Input Impedance	f = 1kHz	30			kΩ
BW	Small signal bandwidth (-3dB)	$P_{O} = 1W; R_{L} = 4\Omega V_{S} = 14V$	5	0 to 40,00	00	Hz
Gv	Voltage Gain (open loop)	f = 1kHz		75		dB
G _V	Voltage Gain (closed loop)	f = 1kHz	39	40	41	dB
e _N	Total Input Noise	$\begin{split} B &= 22 - 22,000 \text{Hz} \\ R_s &= 50 \Omega \\ R_s &= 1 k \Omega \\ R_s &= 10 k \Omega \end{split}$		1.7 2 3	6	mV μV μV
S/N	Signal to Noise Ratio	$\begin{aligned} V_S &= 18V; \ R_L = 8\Omega \\ P_O &= 5W; \ R_S = 10K\Omega \end{aligned}$		86		dB
SVR	Supply Voltage Rejection	$\begin{aligned} V_S &= 16.5 V; R_L = 8 \Omega; f = 100 Hz \\ R_s &= 10 k \Omega; V_r = 0.5 V rms \end{aligned}$	40	50		dB
T _{sd}	Thermal shut-down Junction Temperature			150		,C

MUTE FUNCTION

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
V _m	Pin 4 DC Voltage	Mute SW Open (play)		6.4		V
ATT _m	Muting Attenuation	f = 100Hz to 10kHz	60	65		dB

ELECTRICAL CHARACTERISTCS (Continued)

STAND-BY FUNCTION

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
V _{st-by}	Pin 5 DC Voltage	Mute SW Open (play)		6.4		V
I _{st-bv}	Pin 5 Current	Mute SW Closed (st-by)		160	280	μΑ
ATT _{st-by}	Stand-by Attenuation	f = 100Hz to 10kHz	70	90		dB
Vt	Stand-by Threshold (pin 5)			3.8		V
1 _{d st-by}	Stand-by Current	V _S = 14V		1	3	mA

Note (*):

MUSIC POWER CONCEPT


MUSIC POWER is (according to the IEC clauses n.268-3 of Jan 83) the maximal power which the amplifier is capable of producing across the rated load resistance (regardless of non linearity) 1 sec after the application of a sinusoidal input signal of frequency 1KHz.

According to this definition our method of measurement comprises the following steps:

- 1) Set the voltage supply at the maximum operating value -20%
- 2) Apply a input signal in the form of a 1KHz tone burst of 1 sec duration; the repetition period of the signal pulses is > 60 sec
- 3) The output voltage is measured 1 sec from the start of the pulse

4) Increase the input voltage until the output signal show a THD = 10%5) The music power is then $V^2_{out}/R1$, where V_{out} is the output voltage measured in the condition of point 4) and R1 is the rated load impedance The target of this method is to avoid excessive dissipation in the amplifier.

Figure 2: Schematic Diagram



OUT
POW.
GND
+Vs
SIG. GND
INPUT

Figure 3: P.C. Board and Components Layout of the Circuit of fig 2 (1:1 scale)

APPLICATION SUGGESTIONS

The recommended values of the external components are those shown on the application circuit of fig.1. Different values can be used. The following table can help the dsigner.

Component	Rec. Value	Purpose	Larger than Rec. Value	Smaller than Rec. Value
R1	20ΚΩ	St-By Biasing	Incorrect St-By Function	Worse POP and Shorter Delay at St-By Insertion
R2(*)	27ΚΩ	Feedback	Increase of Gain	Decrease of Gain
R3(*)	270Ω	Resistors	Decrease of Gain	Increase of Gain
R4	1Ω	Frequency Stability	Danger of Oscillations	
C1	22μF	St-By Capacitor	Longer ON/OFF Delay Ti- me at St-By IN/OUT	Worse POP and Shorter Delay at St-By insertion
C2	47μF	SVR Capacitor	Worse Turn-On POP by V _S and St-By	Degradation of SVR
C3	0.1μF	Input Capacitance		Higher Low Frequency Cut-off
C4	2.2μF	Inverting Input DC Decou- pling		Higher Low Frequency Cut-off
C5	470μF	Supply Voltage		Danger of Oscillations
C6	0.22μF	Frequency Stability	Danger of Oscillations	
C7	1000μF	Output DC Decoupling		Higher Low Frequency Cut-off

(*) The value of closed loop gain ($G_V = 1 + R2/R3$) must be higher than 25dB.



Figure 4: DC Output Voltage vs. Supply Voltage




Figure 6: Output Power vs. Supply Voltage




Figure 8: Output Power vs. Supply Voltage




Figure 5: ID vs. Supply Voltage




Figure 7: Output Power vs. Supply Voltage




Figure 9: Distortion vs. Output Power




Figure 10: Distortion vs. Output Power




Figure 12: Supply Voltage Rejection vs. Frequency (play)




Figure 14: Power Dissipation & Efficiency vs.
Output Power




Figure 11: Distortion vs. Output Power




Figure 13: Power Dissipation & Efficiency vs. Output Power




Figure 15: V_{pin5} (=V_{pin4}) vs. Supply Voltage




Figure 16: Ipin4 (muting) vs. Supply Voltage




Figure 18: Quiescent Current (St-By) vs. Supply Voltage




Figure 20: Quiescent Current vs. Vpin5





Figure 17: Ipin5 (St-By) vs. Supply Voltage



Figure 19: Output Attenuation vs. Vpin5



MUTING / STAND- BY

The muting function allows to inhibit the output signal through an external control signal.

It can be used in many cases, when a temporary inhibition of the output signal is requested, for example:

- in switch-on condition, to avoid preamplifier power-on transients
- during switching at the input stages
- during the receiver tuning.

The stand-by function is very useful and permits a complete turn ON/OFF of the device through a low power signal, which can be provided by a μP .

THERMAL SHUTDOWN


The presence of a thermal limiting circuit offers the following advantages:

- An overload on the output (even if it is permanent), or an above limit ambient temperature can be easily tolerated since the Tj cannot be higher than 150°C.
- 2) The heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no possibility of device damage due to high junction temperature.

If for any reason, the junction temperature increase up to 150°C, the thermal shutdown simply reduces the power dissipation and the current consumption.

The maximum allowable power dissipation depends upon the junction-ambient thermal resistance. Fig. 21 shows this dissipable power as a function of ambient temperature for different thermal resistance.


Figure 21: Maximum Allowable Power Dissipation vs. Ambient Temperature



MOUNTING INSTRUCTIONS

The TDA7245 is assembled in the POWERDIP, in which 9 pins (from 10 to 18) are attached to the frame and remove the heat produced by the chip. Figure 22 shows a PC Board copper area used as a Heatsink (I = 65mm). The Thermal Resistance Junction-Ambient is 35°C.

Figure 22: Example of Heatsink using PC Board Copper (I = 65mm)






10W AUDIO AMPLIFIER WITH MUTING AND STAND-BY

PRODUCT PREVIEW


- MUTING/STAND-BY FUNCTIONS
- SUPPLY VOLTAGE UP TO 30V
- RMS OUTPUT POWER = 10W typ. (@ $V_S = 24V$, $R_L = 8\Omega$, d = 10%) MUSIC POWER = 20Ω typ ($R_L = 4W$, d = 10%)
- HIGH SUPPLY VOLTAGE REJECTION
- THERMAL SHUTDOWN

DESCRIPTION

The TDA7246 is a monolithic integrated circuit in HEPTAWATT package, intended for use as low frequency power amplifier in a wide range of applications in radio and TV sets.




TEST AND APPLICATION CIRCUIT



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	30	V
lo	Output Peak Current (non repetitive t = 100μs)	3	Α
lo	Output Peak Current (repetitive, f = ≥ 20Hz)	2.5	Α
P _{tot}	Power Dissipation at T _{case} = 70°C	20	W
T _{stg} , T _j	Storage and junction Temperature	-40 to 150	°C

PIN CONNECTION (Top view)



Symbol	Description		Value	Unit
R _{th j-case}	Thermal Resistance junction-case	Max	4	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $T_{amb} = 25^{\circ}C$, $V_{S} = 22V$, f = 1kHz; unless otherwise specified).

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
V _S	Supply Voltage		12		30	V
Vo	Quiescent Output Voltage	V _S = 24V		11.6		V
ld	Quiescent Drain Current	V _S = 24V		20	35	mÅ
Po	Output Power	Music Power, IEC268-3 Rules $V_S = 26V$, $R_L = 4\Omega$, $d = 10\%$		20		w
		$ d = 10\%, \text{ rms values} \\ V_S = 22V, R_L = 4\Omega \\ V_S = 24V, R_L = 8\Omega $	12	14 10		w w
		$\label{eq:def} \begin{array}{l} d=1\%, \text{rms values} \\ V_S=22V, R_L=4\Omega \\ V_S=24V, R_L=8\Omega \end{array}$		11 8		W W
d	Total Harmonic Distortion	$V_S = 22V$, $R_L = 4\Omega$, $P_O = 50$ mW to 9W		0.1	0.5	%
		$V_S = 24V$, $R_L = 8\Omega$, $P_O = 50$ mW to 6W		0.1		%
Rı	Input Resistance	f = 1kHz	30			kΩ
BW	Small signal bandwidth (-3dB)	$P_O = 1W$; $R_L = 4\Omega$	4	0 to 40,00	00	Hz
G∨	Voltage Gain (open loop)	f = 1kHz		75		dB
Gv	Voltage Gain (closed loop)	$f = 1kHz$; $PO = 1W$; $R_L = 4\Omega$	39	40	41	dB
en	Total Input Noise (*)	$ \begin{aligned} R_g &= 50\Omega \\ R_g &= 1 \kappa \Omega \\ R_g &= 10 k\Omega \end{aligned} $		1.7 2 3	6	mV μV μV
SVR	Supply Voltage Rejection	$\begin{aligned} R_L &= 4\Omega; \ f_{ripple} = 100 Hz \\ R_g &= 10 k\Omega; \ V_{ripple} = 0.5 Vrms \end{aligned}$	40	50		dB
T _{sd}	Thermal shut-down Junction Temperature			150		°°C

^{*)} B = 22Hz to 22kHz

MUTE/STAND-BY FUNCTION

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
ATT _M	Muting Attenuation	f = 100Hz to $10kHzP_0 = 2W, R_L = 4\Omega$	60	65		dB
l _{pin3-M}	Pin3 current @ Mute	SW2 closed, SW1 open		80		μΑ
ATT _{ST-BY}	Stand-by Attenuation	f = 100Hz to $10kHzP_0 = 2W, R_L = 4\Omega$	70	90		dB
VT _{ST-BY}	Stand-by Threshold (pin3)			3.8		V
I _{pin3-ST-BY}	Pin3 Current @ STAND-BY	SW1 closed		160	280	μΑ
l _{d-ST-BY} '	Drain Current @ STAND-BY	SW1 closed		1	3	mΑ
V _{pin3}	Pin3 DC Voltage	SW1,2 open		6.3		V

MUTE/STAND-BY SETTING

SW1	SW2	MODE
OPEN	OPEN	PLAY
OPEN	CLOSED	MUTING
CLOSED	X	STAND-BY

Figure 1: Output Power vs. Supply Voltage




Figure 3: Distortion vs. Output power




Figure 5: Supply Voltage Rejection vs. Frequency




Figure 2: Output Power vs. Supply voltage




Figure 4: Distortion vs. Output Power




Figure 6: Qiescent Current vs. Suply Voltage




Figure 7: Power Dissipation and Efficiency vs.
Output Power




Figure 9: Attenuation vs. Vpin3




Figure 8: Power Dissipation and Efficiency vs. Output Power




Figure 10: Maximum Allowable Power
Dissipation vs. Ambient Temperature




Figure 11: Application Circuit





Figure 12: P.C. Board and Component Layout of the Circuit of Figure 11 (1:1 scale)







60W HI-FI DUAL AUDIO DRIVER

- WIDE SUPPLY VOLTAGE RANGE: 20 TO 90V (± 10 TO ± 45V)
- VERY LOW DISTORTION
- AUTOMATIC QUIESCENT CURRENT CONTROL FOR THE POWER TRANSISTORS WITHOUT TEMPERATURE SENSE ELEMENTS
- OVERLOAD CURRENT PROTECTION FOR THE POWER TRANSISTORS
- MUTE/STAND-BY FUNCTIONS
- LOW POWER CONSUMPTION
- \bullet OUTPUT POWER 60W/8 Ω AND 100W/4 Ω

The TDA7250 stereo audio driver is designed to drive two pair of complementary output transistor in the Hi-Fi power amplifiers.



APPLICATION CIRCUIT




ABSOLUTE MAXIMUM RATINGS

V_s	Supply voltage	100	V
P_{tot}	Power dissipation at $T_{amb} = 60^{\circ}C$	1.4	W
$T_{j},\;T_{stg}$	Storage and junction temperature	-40 to +150	°C

CONNECTION DIAGRAM

(Top view)




R _{th j-amb}	Thermal resistance junction-ambient	max	65	°C/W

PIN FUNCTIONS

N°	NAME	FUNCTION
1	V _s - POWER SUPPLY	Negative supply voltage.
2	NON-INV. INP. CH. 1	Channel 1 input signal.
3	QUIESC. CURRENT CONTR. CAP. CH 1	This capacitor works as an integrator, to control the quiescent current to output devices in no-signal conditions on channel 1.
4	SENSE (-) CH. 1	Negative voltage sense input for overload protection and for automatic quiescent current control.
5	ST. BY / MUTE / PLAY	Three-functions terminal. For $V_{\rm IN}=1$ to 3V, the device is in MUTE and only quiescent current flows in the power stages;- for $V_{\rm IN}<1$ V, the device is in STAND-BY mode and no quiescent current is present in the power stages; - for $V_{\rm IN}>3$ V, the device is fully active.
6	CURRENT PROGRAM	High impedance power-stages monitor.
7	SENSE (-) CH. 2	Negative voltage sense input for overload protection and for automatic quiescent current control.
8	QUIESC. CURRENT CONTR. CAP. CH. 2	This capacitor works as an integrator, to control the quiescent current to output devices in no-signal conditions on channel 2. If the voltage at its terminals drops under 250mV, it also resets the device from high-impedance state of output stages.
9	NON-INV. INP. CH. 2	Channel 2 input signals.
10	Vs- POWER SUPPLY	Negative supply voltage.
11	INVERT. INP. CH. 2	Feedback from output (channel 2).
12	OUT (-) CH. 2	Out signal to lower driver transistor of channel 2.
13	OUT (+) CH. 2	Out signal to higher driver transistor of channel 2.
14	SENSE (+) CH. 2	Positive voltage sense input for overload protection and for automatic quiescent current control.
15	COMMON AC GROUND	AC input ground in MUTE condition.
16	V _s + POWER SUPPLY	Positive supply voltage.
17	SENSE (+) CH. 1	Positive voltage sense input for overload protection and for automatic quiescent current control.
18	OUT (+) CH. 1	Out signal to high driver transistor of channel 1.
19	OUT (-) CH. 1	Out signal to low driver transistor of channel 1.
20	INVERT. INP. CH. 1	Feedback from output (channel 1).

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}C$, $V_{s} = \pm 35V$, play mode, unless otherwise specified)

	Parameter	Test Cor	nditions	Min.	Тур.	Max.	Unit	
V _s	Supply voltage			± 10		± 45	V	
I _d	Quiescent drain current	Stand-by mode			8			
		Play mode			10	14	mA	
I _b	Input bias current				0.2	1	μА	
Vos	Input offset voltage				1	± 10	mV	
los	Input offset current				100	200	nΑ	
G _v	Open loop voltage gain	f = 100Hz			90			
		f = 10KHz			60		dB	
eИ	Input noise voltage	R _G = 600Ω B = 20Hz to 20	KHz		3		μV	
SR	Slew rate				10		V/μs	
d	Total harmonic distortion	G _V = 26dB	f = 1KHz		0.004		0/	
		P _o = 40W	f = 20KHz		0.03		%	
V _{opp}	Output voltage swing				60		V _{pp}	
Po	Output power (*)	$V_s = \pm 35V$ $V_s = \pm 30V$ $V_s = \pm 35V$	$R_{L} = 8\Omega$ $R_{L} = 8\Omega$ $R_{L} = 4\Omega$		60 40 100		w	
I _o	Output current				± 5		mA	
SVR	Supply voltage rejection	f = 100Hz			75		dB	
Cs	Channel separation	f = 1KHz			75		dB	

MUTE / STANDBY / PLAY FUNCTIONS

l _i	Input current (pin 5)			0.1		μΑ
V _{th}	Comparator standby/mute threshold (**)		1.0	1.25	1.5	V
Н	Hysteresis standby/mute			200		mV
V _{th}	Comparator mute/play threshold (**)		2.4	3.0	3.6	V
Н	Hysteresis mute/play			300		mV
	Mute attenuation	f = 1KHz		60		dB
Vi	Input voltage max. (Pin 5)		12 (**)			V

^(*) Application circuit of fig. 1 f = 1KHz; d = 0.1%; $G_V = 26dB$

(**) Referred to -V_S

ELECTRICAL CHARACTERISTICS (continued)


CURRENT SURVEY CIRCUITRY

	Comparator reference	to +V _S to -V _S	8.0 8.0	1	1.4 1.4	V V
t,	d Delay time		10			μs

QUIESCENT CURRENT CONTROL

Capacitor current	Charge Discharge	30 250	60 500		μΑ μΑ
Comparator reference	to +V _S to -V _S	10	20 10	25	mV mV

Fig. 1 - Application circuit with Power Darlingtons



NOTE: Q1/Q2 = Q3/Q4 = TIP 142/TIP 147

GV = 1+R1/R2

Fig. 2 - Output power vs. supply voltage




Fig. 3 - Distortion vs. output power (*)




Fig. 4 - Channel separation




Fig. 5 - Supply voltage rejection vs. frequency




Fig. 6 - Quiescent current vs. supply voltage




Fig. 7 - Quiescent current vs. T_{amb}





Fig. 8 - Total dissipated



(*) Complete circuit

Fig. 9 - Efficiency vs. output power (*)




Fig. 10 - Play-mute standby operation




Fig. 11 - Application circuit using power transistors




Fig. 12 - Suggested transistor types for various loads and powers.

 $R_1 = 8 \Omega$

15W	30W	50W	70W
BDX	BDX	BDW	TIP
53/54A	53/54B	93/94B	142/147

 $R_1 = 4 \Omega$

30W	50W	90W	130W
BDW	BDW	BDV	MJ
93/94A	93/94B	64/65B	11013/11014



TDA7256

30W BRIDGE FULLY PROTECTED **CAR RADIO AMPLIFIER**

PRELIMINARY DATA


- NO AUDIBLE POP DURING MUTE AND STANDBY OPERATIONS
- MUTING TTL COMPATIBLE
- VERY LOW STANDBY CONSUMPTION
- PROGRAMMABLE TURN ON DELAY
- DIFFERENTIAL INPUT
- SHORT CIRCUIT PROTECTIONS:

RL SHORT - OUT TO GROUND - OUT TO Vs OTHER PROTECTIONS: Multiwatt-11 - Load dump voltage surge **ORDERING NUMBER: TDA7256** - Loudspeaker DC current - Very inductive load - Overrating temperature - Open ground

DESCRIPTION


The TDA7256 is a class AB fully protected bridge power amplifier, designed for car radio applications. The high current capability allows to drive low impedance loads (up to 2Ω). The differential inputs availability makes it particularly suitable for boosters and active loudspeakers applications.

BLOCK DIAGRAM



May 1991

PIN CONNECTION (Top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test Conditions	Unit
Vs	Operating Supply Voltage	18	V
Vs	DC Supply Voltage	28	V
Vs	Peak Supply Voltage (for 50ms)	40	V
l _o	Output Peak Current (non repetiitive t = 0.1ms)	internally limited	
lo	Output Peak Current Repetitive f > 10Hz	5.5	А
P _{tot}	Power Dissipation Tcase = 85°C	30	W
T _{stg} , T _J	Storage and Junction Temperature Range	-40 to +150	°C

THERMAL DATA

Symbol	Description	Value	Unit
R _{th j-case}	Thermal Resistance Junction-case Max	2.2	°C/W

ELECTRICAL CHARACTERISTICS (V_S = 14.4V, R_L = 4 Ω , f = 1KHz; T_{amb} = 25°C, unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply Voltage	-	8		18	V
lq	Quiescent Drain Current			80	150	mA
Ri	Input Resistance		50			ΚΩ
CMR	Common Mode Rejection	$f = 1KHz$, $V_{in} = 100mV$		60		dB
Vos	Output Offset Voltage				150	mV
Po	Output Power	$\label{eq:controller} \begin{array}{l} d=10\%\\ R_L=4\Omega\\ R_L=3.2\Omega\\ R_L=2\Omega \end{array}$	18	22 26 30		W W W
d	Distortion	$P_0 = 0.1W \text{ to } 13W$		0.05	0.5	%
Gv	Voltage Gain (CL)			36		dB
e _N	Total Input Noise Voltage	$R_g = 10K\Omega$, $B = 22Hz$ to $22KHz$		3	10	μV
SVR	Supply Voltage Rejection	$R_s = 10K\Omega$, $V_r = 1Vrms$, $f = 300Hz$	45	60		dB
	Muting Attenuation	V _{ref} = 1Vrms, f = 100Hz to 10KHz	60			dB
	Muting-in Threshold Voltage	Pin 1	2.4			V
	Muting-out Threshold Voltage	Pin 1			0.8	V
	Stand-by Attenuation	Vref = 1Vrms	60			dB
	Stand-by Current Consumption				100	μΑ
T _{SD}	Thermal Shut-down Junction Temperature			145		°C

Figure 1: Test and Application Circuit




Figure 2: P.C. and Layout of the fig.1 (1:1 scale)




Figure 3: Drain Current vs. Supply Voltage




Figure 4: Output Power vs. Supply Voltage




Figure 5: Output Power vs. Supply Voltage




Figure 7: Distortion vs. Output Power




Figure 9: Distortion vs. Output Power




Figure 6: Output Power vs. Supply Voltage




Figure 8: Distortion vs. Output Power




Figure 10: Distortion vs. Frequency




Figure 11: Distortion vs. Frequency




Figure 13: CMRR vs. Frequency




Figure 15: Power Dissipation & Efficiency vs.
Output Power




Figure 12: SVR vs. Frequency




Figure 14: Power Dissipation & Efficiency vs.
Output Power





Figure 16: Power Dissipation & Efficiency vs.
Output Power



CIRCUIT DESCRIPTION


INPUT STAGE

The input stage is a differential type preamplifier stage with two independent inputs and two outputs in phase opposition.

It is designed for particular linearity characteristics in order to have output amplitude large enough (1VPP) yet maintaining low distortion.

The voltage gain of the stage is 6 dB.The possibility to use the differential input allows the system immunity to common-mode noise in case of long wire connections (fig. 17)

Figure 17: Balanced -Unbalanced Input




MUTE

The mute circuit (TTL compatible) acts at preamplifier level and disables the inputs without changing the DC voltage values. In such a way the operation is fully popless. The use of a RC network produces a soft reduction of the audio signal providing the best effect from the acoustic point of view (fig. 18).

The mute circuit is also activated during turnon/turn-off operations when the voltage at standby pin is lower than about 2 volt

Figure 18: Soft Muting



TURN-ON

The TDA7256 is fully popless at turn-on thanks to a delay circuit which keeps the output low during the capacitors charge transient.

The delay-time is given by the following formula:

$$T_0 = 800 \text{ C}10 + 600 \text{ (C}9 + \text{C}11\text{) (} \frac{\text{C}10}{\text{C}9 + \text{C}11} + 1\text{)}$$

TURN-OFF

The ground compatible structures and the choice of a soft turn-off circuit ensure a fully popless operation.

OUTPUT STAGE

It is a power stage designed in a way of being able to drive loads up to 2 ohm in bridge configuration without bootstrap capacitors (22 W with R_L =4 ohm , 30W with R_L =2 ohm).

SVR

The noise coming from the car environment are essentially inside the bandwith from 300 Hz to 6 KHz.

The ripple rejection circuit which utilizes also the gain capacitors C11,C9 ensures in this frequency range a rejection typ. of 60dB.

SHORT CIRCUIT PROTECTION

The short circuit protection circuits intervene in the following cases:

- s.c. between one output and ground
- s.c. between one output and +Vs
- s.c. between the outputs


In the first two cases they stop the current in both the final stages, allowing also the loudspeaker protection. In the last case the current is limited, thus avoiding the load point to reach the SOA of the output transistors.

STAND-BY

In stand-by condition the current generators are disabled:the current drops to a very low value (few μA). Also this function is fully popless.

Fig. 19 shows the silent transients of turn-on and turn-off operations through both the mute and the stand-by pins.

Figure 19: Silent Transients Through the Mute and Stand-by pins.





20+20W STEREO AMPLIFIER WITH STAND-BY

ADVANCE DATA

- WIDE SUPPLY VOLTAGE RANGE
- HIGH OUTPUT POWER
 28+28W TYP. MUSIC POWER
 20+20W @ THD = 10%, R_L = 4Ω, V_S = 28V
- HIGH CURRENT CAPABILITY (UP TO 3.5A)
- STAND-BY FUNCTION
- AC SHORT CIRCUIT PROTECTION
- THERMAL OVERLOAD PROTECTION

DESCRIPTION

The TDA7262 is class AB dual Hi-Fi Audio power amplifier assembled in Multiwatt package, specilally designed for high quality stereo application as Hi-Fi music centers and TV sets.






Figure 1: Stereo Application Circuit with Stand-By




ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	35	V
lo	Output Peak Current (repetitive f > 20Hz)	3.5	A
lo	Output Peak Current (non repetitive, t > 100µs)	4.5	Α
P _{tot}	Power Dissipation (T _{case} = 70°C)	30	W
T _{stg} , T _j	Storage and Junction Temperature	-40 to 150	°C

PIN CONNECTION



TEST CIRCUIT



THERMAL DATA

Symbol	Description		Value	Unit
R _{th i-case}	Thermal Resistance Junction-case	Max	2.5	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the stereo test circuit, $V_S = 28V$; f = 1KHz; $T_{amb} = 25$ °C, unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply Voltage		8		32	V
Vo	Quiescent Output Voltage	V _S = 32V		15.5		V
ld	Total Quiescent Current	V _S = 28V V _S = 32V		65 70	120	mA mA
Po	Output Power (each channel)	Music Power STD rules (T = 1s) $V_S = 32V$; d = 10%; $R_L = 4\Omega$		28		W
		$\begin{aligned} & d = 10\% \\ & R_L = 4\Omega \\ & R_L = 8\Omega \end{aligned}$	10	22 13		W W
		$d=1\%$ $R_L=4\Omega$ $R_L=8\Omega$		18 10		W W
d	Total Harmonic Distortion	$ f = 100 \text{Hz to } 10 \text{KHz} $ $ P_O = 0.1 \text{ to } 14 \text{W}; \ R_L = 4 \Omega $ $ P_O = 0.1 \text{ to } 8 \text{W}; \ R_L = 8 \Omega $		0.2 0.1		% %
СТ	Cross Talk	$\begin{array}{ll} R_L = 4\Omega & R_S = 100\Omega \\ f = 1 \text{KHz} \\ f = 10 \text{KHz} \end{array}$		60 50		dB dB
Vi	Input Saturation Voltage	(Vrms)	300			mV
Ri	Input Resistance	f = 1KHz; non inverting Input	70	200		ΚΩ
f∟	Low Frequency roll-off (-3dB)	$R_L = 4\Omega$		40		Hz
f _H	High Frequency roll-off (-3dB)	$R_L = 4\Omega$		80		KHz
Gv	Closed Loop Voltage Gain	f = 1KHz	35.5	36	36.5	dB
ΔG_V	Closed Loop Gain match			0.5		dB
e _N	Total Input Noise Voltage	A Curve; $R_S = 10K\Omega$		1.5		μV
		$f = 22Hz$ to $22KHz$; $R_S = 10K\Omega$		2.5	8	μV
SVR	Supply Voltage Rejection (each channel)	$R_S = 0$ to $10K\Omega$; $f_r = 100Hz$ $V_r = 0.5V$		55		dB
Tj	Thermal Shutdown Junction Temperature			145		°C

STAND-BY FUNCTION

V ₃	Stand-By Threshold	V _S = 32V	0.45	0.9		V
A _M	Stand-By Attenuation	V _S = 32V; V ₃ < 0.45V	60	100		dΒ
I _M	Stand-By Quiescent Current	$V_S = 32V$; $V_3 < 0.45V$		3	5	mA

APPLICATION SUGGESTION

The recommended values of the components are those shown on application circuit of Figure 1. Different values can be used; the following table can help the designer.

Component	Recomm. Value	Purpose	Larger than	Smaller than
R1 and R3	1.3ΚΩ	Close loop gain setting (*)	Increase of gain	Decrease of gain
R2 and R4	18Ω	Close loop gain setting ()	Decrease of gain	Increase of gain
R5 and R6	1Ω	Frequency stability	Danger of oscillations	
C1 and C2	2.2μF	Input DC decoupling	higher turn-on delay	- worse turn-ON pop - higer low freq. cutoff. Increase of noise
C3	22μF (**)	- Ripple rejection - Stand-by time constant	Increase of the Switch-on time	Degradation of SVR worse turn-OFF pop by stand-by
C4	100nF	Supply setting		Danger of oscillations
C5	1000μF	Supply setting		worse turn-OFF pop
C6 and C7	220μF	Feedback input DC decoupling		
C8 and C9	0.1μF	Frequency stability		Danger of oscillations
C10 and C11	1000μF to 2200μF	Output DC decoupling		Higher low-frequency cut-off

^(*) Closed loop gain must be higher than 26dB. (**) 220 μF in case of stand-by utilization.

Figure 2: Ouput Power vs. Supply Voltage




Figure 3: Ouput Power vs. Supply Voltage




Figure 4: Distortion vs. Ouput Power




Figure 6: Quiescent Current vs. Supply Voltage




Figure 8: Output Attenuation vs. Vpin 3




Figure 5: Distortion vs. Ouput Power




Figure 7: Supply Voltage Rejection vs. Frequency




Figure 9: Total Power Dissipation & Efficiency vs. Output Power





Figure 11: Total Power Dissipation & Efficiency vs. Output Power




BUILD-IN PROTECTION SYSTEMS

Thermal shut-down

The presence of a thermal limiting circuit offers the following advantages:

- an overload on the output (even if it is permanent), or an excessive ambient temperature can be easily withstood.
- 2) the heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no device damage in the case of excessive junction temperature; all that happens is that Po (and therefore Ptot) and lo are reduced. The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); Figure 12 shows this dissipable power as a function of ambient temperature for different thermal resistance.

Figure 12



Short circuit (AC Conditions)

The TDA7262 can withstand accidental short circuits across the speaker made by a wrong connection during normal play operation.

MOUNTING INSTRCTIONS

The power dissipated in the circuit must be removed by adding an external heatsink.

Thanks to the MULTIWATT package attaching the heatsink is very simple, a screw or a compression spring (clip) being sufficient. between the heatsink and the package it is better to insert a layer of silicon grease, to optimize the thermal contact; no electrical isolation is needed between the two surfaces.




HIGH PERFORMANCE MOTOR SPEED REGULATOR

- TACHIMETRIC SPEED REGULATION WITH NO NEED FOR AN EXTERNAL SPEED PICK-UP
- V/I SUPPLEMENTARY PREREGULATION
- DIGITAL CONTROL OF DIRECTION AND MOTOR STOP
- SEPARATE SPEED ADJUSTMENT
- 5.5V TO 18V OPERATING SUPPLY VOLTAGE
- 1A PEAK OUTPUT CURRENT
- OUTPUT CLAMP DIODES INCLUDED
- SHORT CIRCUIT CURRENT PROTECTION
- THERMAL SHUT DOWN WITH HYS-TERESIS
- DUMP PROTECTION (40V)


The TDA7211/12 are high performance motor speed controllers for small power DC motors as used in cassette players.

Using the motor as a digital tachogenerator itself the performance of true tacho controlled systems is reached.

A dual loop control circuit provides long term stability and fast settling behaviour.



BLOCK DIAGRAM




ABSOL	UTE MAXIMUM RATINGS	SO	DIP	Unit
V_s	DC Supply voltage	24	24	V
V _s	Dump voltage (300ms)	40	40	V
l _o	Output current	internally	/ limited	Ì
P _{tot}	Power dissipation at $T_{pins} = 90^{\circ}C$ $T_{amb} = 70^{\circ}C$	4 0,7(*)	4.3 1	W
T _{stg}	Storage temperature	-40 t	o 150	°C

^(*) at T_{amb} = 90°C


CONNECTION DIAGRAM

(Top view)



THERMAL DATA			DIP	so	Unit
R _{thj-amb}	Thermal resistance junction-ambient	max	80	85	°C/W
R _{thj-pins}	Thermal resistance junction-pins	max	14	15	°C/W

TEST CIRCUIT



ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}C$; $V_{S} = 13.5V$ unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
٧ _s	Operating supply voltage		5.5		18	V
Is	Supply current	No load		5	12	mA

OUTPUT STAGE

Io	Output current pulse		1			Α
Io	Output current continuous		250			mA
V _{10-9, 12}	Voltage drop	I _O = 250mA		1.2	1.5	>
V _{11-9, 12}	Voltage drop	I _O = 250mA		1.7	2	٧

ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
MAIN AMP	LIFIER					
R ₁₄	Input resistance		100			ΚΩ
Ib	Bias current			50		nA
V _{OFF}	Offset voltage			1	5	mV
V _R	Reference voltage	Internal at non inverting input		2.3		>

CURRENT SENSE AMPLIFIER V/I LOOP

R ₈	Input resistance	100		ΚΩ
GL	Loop gain		9	

TRIGGER AND MONOSTABLE STAGE

V _{IN 1}	Input allowed voltage	-0.7		3	V
R _{IN 1}	Input resistance		500		Ω
V _{T Low}	Trigger level		0		٧
V _{T B}	Bias voltage (pin 1)	15	20	25	mV
V _{T H}	Trigger histeresis		10		mV
V _{2 REF}	Reference voltage	750	800	850	m∨

SPEED PROGRAMMING, DIRECTION CONTROL LOGIC AND CURRENT SOURCE PROGRAMMING

V _{18, 19 Low}	Input Low level				0.7	>
V ₁₈ , 19 High	Input High level		2			٧
I _{18, 19}	Input current	0 < V _{18, 19} < V _S		2		μΑ
V _{17, 20 REF}	Reference voltage		735	800	865	m∨


OPERATING PRINCIPLE

The TDA7272 novel applied solution is based on a tachometer control system without using such extra tachometer system. The information of the actual motor speed is extracted from the motor itself. A DC motor with an odd number of poles generates a motor current which contains a fixed number of discontinuities within each rotation. (6 for the 3 pole motor example on Fig. 1)

Deriving this inherent speed information from the motor current, it can be used as a replacement of a low resolution AC tachometer system. Because the settling time of the control loop is limited on principle by the resolution in time of the tachometer, this control principle offers a poor reaction time for motors with a low number of poles. The realized circuit is extended by a second feed forward loop in order to improve such system by a fast auxiliary control path.

This additional path senses the mean output current and varies the output voltage according to the voltage drop across the inner motor resistance. Apart from a current averaging filter, there is no delay in such loop and a fast settling behaviour is reached in addition to the long term speed motor accuracy.

Fig. 1 - Equivalent of a 3 pole DC motor (a) and typical motor current waveform (b)



5-9494

BLOCK DESCRIPTION

The principle structure of the element is shown in Fig. 2. As to be seen, the motor speed information is derived from the motor current sense drop across the resistors $R_{\rm S}$; capacitor CD together with the input impedance of 500Ω at pin 1 realizes a high pass filter.

This pin is internally biased at 20mV, each negative zero transition switches the input comparator. A 10mV hysteresis improves the noise immunity.

The trigger circuit is followed by an internal delay time differentiator.


Thus, the system becomes widely independent of the applied waveform at pin 1, the differentiator triggers a monostable circuit which provides a constant current duration. Both, output current magnitude and duration T, are adjustable by external elements CT and RT.

The monostable is retriggerable; this function prevents the system from fault stabilization at higher harmonics of the nominal frequency. The speed programming current is generated by two separate external adjustable current sources. A corresponding digital input signal enables each current source for left or right rotation direction. Resistor RP1 and RP2 define the speed, the logical inputs are at pin 18 and 19.

At the inverting input (pin 14) of the main amplifier the reference current is compared with the pulsed monostable output current.

For the correct motor speed, the reference current matches the mean value of the pulsed monostable current. In this condition the charge of the feedback capacitor becomes constant.

Fig. 2 - Block diagram



The speed n of a k pole motor results:

$$n = \frac{10,435}{C_T K R_P}$$

and becomes independent of the resistor RT which only determines the current level and the duty cycle which should be 1:1 at the nominal speed for minimum torque ripple.

The second fast loop consists of a voltage to current converter which is driven at pin 8 by the low pass filter $R_{\rm L},\,C_{\rm L}.$ The output current at this stage is injected by a PNP current mirror into the inner resistor $R_{\rm B}.$ So the driving voltage of the output stage consists of the integrator output voltage plus the fast loop voltage contribution across $R_{\rm B}.$

The power output stage realizes different modes depending on the logic status at pin 18 and 19.

- Normal operation for left and right mode: each upper TR of the bridge is used as voltage follower whereas the lower acts as a switch.
- Stop mode where the upper half is open and the lower is conductive.
- High impedance status where all power elements are switched-off.

The high impedance status is also generated when the supply voltage overcomes the 5V to 20V operating range or when the chip temperature exceeds 150°C.

A short circuit protection limits the output current at 1.5A. Integrated diodes clamp spikes from the inductive load both at $V_{\rm CC}$ and ground.

The reference voltages are derived from a common bandgap reference. All blocks are widely supplied by an internal 3.5V regulator which provides a maximum supply voltage rejection.

PIN FUNCTION AND APPLICATION INFORMATION

Pin 1


Trigger input. Receives a proper voltage which contains the information of the motor speed. The waveform can be derived directly by the motor current (Fig. 3). The external resistor generates a proper voltage drop. Together with the input resistance at pin 1 [R_{IN} (1) $=500\Omega$] the external capacitor C_{D} realize a high pass filter which differentiates the commutation spikes of the motor current. The trigger level is OV.

The biasing of the pin 1 is 20mV with a hysteresis of 10mV. So the sensing resistance must be chosen high enough in order to obtain a negative spike of the least 30mV on pin 1, also with minimum variation of motor current:

$$R_S \geqslant \frac{30mV}{\Delta I_{MOT} min.}$$


Such value can be too much high for the preregulation stage V-I and it could be necessary to split them into 2 series resistors $R_S = R_{S1} + R_{S2}$ (see fig. 4) as explained on pin 8 section.

Fig. 3



CD

Fig. 4




The information can be taken also from an external tachogenerator. Fig. 5 shows various sources connections:

the input signal mustn't be lower than -0.7V.

Fig. 5

10

5-9496




t (s)

Pin 2

Timing resistor. An internal reference voltage (V2 = 0.8V) gives possibility to fix by an external resistor (R_T), from this pin and ground, the output current amplitude of the monostable circuit, which will be reflected into the timing capacitor (pin 3); the typical value would be about $50\mu A$.

Fig. 6



Pin 3

Timing capacitor. A constant current, determined by the pin 2 resistor, flowing into a capacitor between pin 3 and ground provides the output pulse width of the monostable circuit, the max voltage at pin 3 is fixed by an internal threshold: after reaching this value the capacitor is rapidly discharged and the pulse width is fixed to the value:

$$T_{on} = 2.88 R_T C_T$$
 (Fig. 6)

Pin 4

Not connected.

Pin 5

Ground. Connected with pins 6, 15, 16.

Pin 6

Ground, Connected with pins 5, 15, 16.

Pin 7


Not connected.

Pin 8

Input V/I loop. Receives from pin 10, through a low pass filter, the voltage with the information of the current flowing into the motor and produces a negative resistance output:

$$R_{out} = -9 R_{S}$$
 (Fig. 7)

Fig. 7



For compensating the motor resistance and avoiding instability:


$$R_{S} \leqslant \frac{R_{MOTOR}}{9}$$

The optimization of the resistor R_S for the tachometric control must not give a voltage too high for the V/I stage: one solution can be to divide in two parts, as shown in Fig. 8, with:

$$\rm R_{S2} = \frac{R_M}{10}$$
 and $\rm R_{S1} + R_{S2} \geqslant$


$$\geqslant \frac{30\text{mV}}{\Delta \text{ I mot min}}$$
 (see pin 1 sect.)

Fig. 8



The low pass filter R_{\perp} , C_{\perp} must be calculated in order to reduce the ripple of the motor commutation at least 20dB. Another example of possible pins 10-8 connections is showed on Fig. 9. A choke can be used in order to reduce the radiation.

Fig. 9



Pin 9

Output motor left. The four power transistors are realized as darlington structures. The arrangement is controlled by the logic status at pins 18 and 19.


As before explained (see block description), in the normal left or right mode one of the lower darlington becomes saturated whereas the other remains open. The upper half of the bridge operates in the linear mode.

In stop condition both upper bridge darlingtons are off and both lower are on. In the high output impedance state the bridge is switched completely off.

Connecting the motor between pins 9 and 12 both left or right rotation can be obtained. If only one rotation sense is used the motor can be connected at only one output, by using only the upper bridge half. Two motors can be connected each at the each output: in such case they will work alternatively (See Application Section).

The internal diodes, together with the collector substrate diodes, protect the output from inductive voltage spikes during the transition phase (Fig. 10)

Fig. 10



Pin 10

Common sense output. From this pin the output current of the bridge configuration (motor current) is fed into R_S external resistor in order to generate a proper voltage drop.

The drop is supplied into pin 1 for tachometric control and into pin 8 for V/I control (See pin 1 and pin 8 sections).

Pin 11

Supply voltage.

Pin 12

Output motor right. (See pin 9 section)

Pin 13

Output main amplifier. The voltage on this pin results from the tachometric speed control and feeds the output stage.

The value of the capacitor C_F (Fig. 11), connected from pins 13 and 14, must be chosen low enough in order to obtain a short reaction time of the tachometric loop, and high enough in order to reduce the output ripple.

A compromise is reached when the ripple voltage (peak-to-peak) V_{ROP} is equal to 0.1 V_{MOTOR} :

$$C_F = 2.3 \frac{C_T}{V_{RIP}} (1 - \frac{R_T}{R_P})$$

with
$$V_{RIP} = \frac{V_{FEM} \ + \ I_{MOT} \ \cdot \ R_{MOT}}{10}$$
 and

with duty cycle = 50%. (See pin 2-3 section)

Fig. 11






Fig. 12



In order to compensate the behaviour of the whole system regulator-motor-load (considering axis friction, load torque, inertias moment of the motor of the load. etc.) a RC series network is also connected between pins 13 and 14 (Fig. 12). The value of C_A and R_A must been chosen experimentally as follows:

 Increase of 10% the speed with respect to the nominal value by connecting in parallel to R_P a resistor with value about 10 time larger. — Vary the R_A and C_A values in order to obtain at pin 13 a voltage signal with short response time and without oscillations. Fig. 13 shows the step response at pin 13 versus R_A and C_A values.

Fig. 13







Fig. 14



Pin 14

Inverting input of main amplifier. In this pin the current reference programmed at pins 20, 17 is compared with the current from the monostable (stream of rectangular pulses).

In steady-state condition (constant motor speed) the values are equal and the capacitor C_{F} voltage is constant.

This means for the speed n (min -1):

$$n = \frac{10.435}{C_T \quad k \quad R_P}$$

where "k" is the number of collector segments. (poles)

The non inverting input of the main amplifier is internally connected to a reference voltage (2.3V).

Pin 15

Ground.

Pin 16

Ground.

Pin 17

Left speed adjustment. The voltage at this pin is fixed to a reference value of 0.8V. A resistor from this pin and ground (Fig. 14) fixes the reference current which will be compared with the medium output current of the monostable in order to fix the speed of the motor at the programmed value. The correct value of R_{p} would be:

$$R_p = \frac{10.435}{C_T \cdot k \cdot n} = n = \text{motor speed, (min -1)}$$

$$k = \text{poles number}$$

Fig. 15




Fig. 16




Fig. 17






Fig. 18



The control of speed can be done in different way:

- speed separately programmed in two senses of rotation (Figg. 14-15);
- only one speed for the two senses of rotation (Fig. 16);
- speeds of the two senses a bit different (i.e. for compensating different pulley effects) (Fig. 17);
- speed programmed with a DC voltage (Fig. 18)
 i.e. with DA converter;
- fast forward, by putting a resistor. In this case it is necessary that also at the higher speed for the duty cycle to be significatively less than 1 (see value of R_T, C_T on pin 2, pin 3 sections).

Fig. 19 shows the function controlled with a μ P.



Pin 18

Right function control. The voltages applied to this pin and to pin 19 determine the function, as showed in the table.

The typical value of the threshold (L-H) is 1.2V.

COND	ITION	OUTPUT FUNCTION	ООТРОТ	/OLTAGE
Pin 18	Pin 19		Pin 12	Pin 9
L	L	STOP	LOW	LOW
н	L L	LEFT	LOW	REG
L	Н	RIGHT	REG	LOW
Н	н	OPEN	HIGH IME	PEDANCE

Pin 19 Left function control. (See pin 18 sect).

Pin 20

Right speed adjustment. (See pin 17 sect).






Fig. 21 - Tacho only speed regulation




Fig. 22 - One direction reg. of one motor, or alternatively of two motors





Fig. 23 - P.C. board and components layout of the circuits of Figg. 20, 21, 22



APPLICATION SUGGESTION (Fig. 20, 21, 22) – (For a 2000 r.p.m. 3 pole DC motor with $R_M = 16\Omega$)

Comp.	Recommended value	Purpose	If larger	If smaller	Allowed range	
					Min.	Max.
R _{S1}	1Ω	Current sensing tacho loop.		Tacho loop do not regulate.	0	
R _{S2}	1.5Ω	Curr. sensing V/I loop.	Instability may occur.	Motor regulator; undercompens.	0	R _{MOT} /9
R _L ; C _L	22KΩ - 68nF	Spike filtering.	Slow V/I regulator response.	High output ripple.		
C _D	68nF	Pulse transf.			33nF	100nF
R _T ; C _T	15KΩ – 47nF	Current source programming to obtain a 50% duty cycle.			6ΚΩ	30 ΚΩ
R _{P1} ; R _{P2}	47KΩ trim.	Set of speed.	Low speed.	High speed.	0	
C _F	Polyester 100nF	Optimization of integrator ripple and loop response time.	Lower ripple, slower tacho- regulator response.	Higher ripple, faster response.	10nF	470nF
R _A ; C _A	220KΩ - 220nF	Fast response with no overshoot,	Depending on electromechanical system.		10KΩ 10nF	10MΩ 1μF





Fig. 25 - In connection with a presettable counter and I/O peripheral the TDA7272 controls the speed through a D/A converter








SINGLE CHIP STEREO CASSETTE PLAYBACK SYSTEM

ADVANCE DATA


- WIDE OPERATING SUPPLY VOLTAGE (1.8V to 7V)
- INPUT COUPLING WITHOUT CAPACITORS
- BUILT-IN DC STEREO VOLUME CONTROL
- BUILT-IN RIPPLE FILTERS
- LOW QUIESCENT CURRENT
- NO EXTERNAL BOUCHEROT CELL
- MAX OUTPUT CURRENT 70mA PEAK

DESCRIPTION

The TDA7273 is a monolithic integrated circuit designed for portable cassette players market. It comprises preamplifiers, DC volume control, and headphone drivers.



BLOCK DIAGRAM



May 1991

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test Conditions	Unit
Vs	Supply Voltage	9	V
lo	Output Current (max)	70	mA
Тор	Operating Temperature Range	-20 to 70	°C
T _{stg} , T _i	Storage & Junction Temperature Range	-40 to +150	°C


THERMAL DATA

Symbol	Description	DIP-16	SO-16	Unit
R _{thj-amb}	Thermal Resistance Junction-ambient Max	100	200	°C/W


DC CHARACTERISTICS: $T_{amb} = 25^{\circ}C$; $V_S = 3V$; $R_L = 10K\Omega$ (Preamplifier), $R_L = 32\Omega$ (Headphone); $V_{IN} = 0$; V_{OL} control = V_{ref}

Terminal No	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Terminal Voltage (V)	0	1.5	1.5	1.5	1.5	2.7	1.5	0	3	1.5	1.5	1.5	1.5	1.5	1.5	1.5

TEST CIRCUIT



PIN CONNECTION (Top view)



ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}C$, $V_{S} = 3V$, f = 1 KHz, $R_{L} = 32\Omega$ Vol. control = $2/3V_{ref}$ unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply Voltage		1.8		7	V
ld	Quiescent Current			14	20	mA
Vref	Reference Voltage		1.3	1.49	1.7	V

PREAMPLIFIER SECTION

Gvo	Open Loop Gain			70		dB
G _V	Close Loop Gain		30	33	35	dB
Vo	Output Voltage	THD = 1%	600	850		mV
l _b	Bias Current			3		μΑ
THD	Total Harmonic Distortion	V _o = 330mVrms		0.05	0.25	%
Ct	Cross Talk	Rg = $2.2K\Omega$; $V_0 = 330mVrms$		74		dB
E _N	Output Noise	Rg = $2.2K\Omega$; BW = $22Hz$ to $22KHz$		100		μV
SVR	Ripple Rejection	$\begin{array}{l} R_g = 2.2 K\Omega \ V_R = 100 mVrms \\ f = 100 Hz; \ C_{SVR} = 100 \mu F \end{array} \label{eq:Rg}$	40	50		dB

HEADPHONE DRIVER

V _{o(DC)}	DC Output Voltage			1.50		V
Po	Output Power	THD = 10%;	15	30		mW
Po	Transient Output Power	THD = 10% RL = 16Ω		50		mW
Gv	Close Loop Gain	$P_0 = 5mW$	28	31	34	dB
THD	Total Harmonic Distortion	Po = 5mW		0.2	1	%
Ct	Cross Talk	$Rg = 10K\Omega$; $P_0 = 5mW$	40	50		dB
SVR	Ripple Rejection	$V_r = 100 mVrms$, $f = 100 Hz$ $Vol. control = 1/3 V_{ref}$ $C_{SVR} = 100 \mu F$; $R_g = 600 \Omega$		47		dB
	Volume Control Range		66	75		dB

Figure 1: Application Circuit




Figure 2: P.C. Board and Component Layout of the Circuit of Figure 1 (1:1 scale)




Figure 3: Supply Current vs. Supply Voltage (Preamplifier + Driver)




Figure 5: Closed Loop Gain vs. Frequency $(V_S = 3V)$ (PREAMPLIFIER)




Figure 7: SVR vs. Frequency (PREAMPLIFIER)




Figure 4: V_{ref}, vs. Supply Voltage (pin 16)




Figure 6: THD vs. Frequency ($V_S = 3V$, $V_0 = 330 mVrms$, $R_L = 10 K\Omega$) (PREAMPLIFIER)




Figure 8: Quiescent Output Voltage vs. Supply Voltage (DRIVER)




Figure 9: Closed Loop Gain vs Frequency $(V_S = 3V, R_L = 32\Omega)$ (DRIVER)




Figure 11: THD vs. Output Power ($V_0=2/3V_{ref}$, $V_S=3V,\ R_L=32\Omega,\ f=1KHz)$ (DRIVER)




Figure 13: SVR vs. Frequency $V_S = 3V$ ($R_L = 32\Omega$, $V_r = 100Vrms$ $R_g = 600\Omega$, $C_{SVR} = 100mV$) (DRIVER)




Figure 10: Output Power vs. Supply Voltage (Vol = $2/3V_{ref}$, R_L = 32Ω , THD = 10%, f = 1KHz) (DRIVER)




Figure 12: THD vs. Frequency ($P_0 = 5mW$, $V_S = 3V R_L = 32\Omega$) (DRIVER)





Figure 14: Volume Control (0dB = 10mW, $V_S = 3V R_{Vol} = 50K\Omega$, $R_L = 32\Omega$, f = 1KHz) vs. Volume Setting (DRIVER)





LOW-VOLTAGE DC MOTOR SPEED CONTROLLER

- WIDE OPERATING VOLTAGE RANGE (1.8 to 6V)
- BUILT-IN LOW-VOLTAGE REFERENCE (0.2V)
- LINEARITY IN SPEED ADJUSTMENT
- HIGH STABILITY VS. TEMPERATURE
- LOW NUMBER OF EXTERNAL PARTS

The TDA 7274 is a monolithic integrated circuit DC motor speed controller intended for use in

microcassettes, radio cassette players and other consumer equipment. It is particulary suitable for low-voltage applications.




Minidip Plastic

ORDERING NUMBER: TDA 7274


ABSOLUTE MAXIMUM RATINGS

V_s	Supply voltage	6	V
IM	Motor Current	700	mΑ
P_{tot}	Power dissipation at $T_{amb} = 25^{\circ}C$	1.25	W
T_j , T_{stg}	Storage and junction temperature	-40 to +150	°C

APPLICATION CIRCUIT




SCHEMATIC DIAGRAM



CONNECTION DIAGRAM

(Top view)




THERMAL DATA

R _{th j-amb} Thermal resistance junction-ambient max	100	°C/W

2/6

Fig. 1 - Test circuit



ELECTRICAL CHARACTERISTICS (Refer to test circuit, $V_s = 3V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _s	Supply voltage range		1.8		6	V
V _{ref}	Reference voltage	I _M = 100mA	0.18	0.20	0.22	V
Iq	Qiescent current			2.4	6.0	mA
I _d (Pin 6)	Quiescent current			120		μΑ
κ	Shunt ratio	I _M = 100mA	45	50	55	_
V _{sat}	Residual voltage	I _M = 100mA		0.13	0.3	V
$\frac{\Delta V_{ref}}{V_{ref}}/\Delta V_{s}$	Line regulation	I _M = 100mA V _s = 1.8 to 6V		0.20		%/ V
$\frac{\Delta K}{K}/\Delta V_s$	Voltage characteristic of shut ratio	I _M = 100mA V _s = 1.8 to 6V		0.80		%/V
$\frac{\Delta V_{ref}}{V_{ref}}/\Delta I_{M}$	Load regulation	I _M = 20 to 200mA		0.004		%/mA
<u>∆K</u> /∆I _M	Current characteristic of shut ratio	I _M = 20 to 200mA		-0.03		%/mA
$\frac{\Delta V_{ref}}{V_{ref}}/\Delta T_{amb}$	Temperature characteristic of reference voltage	I _M = 100mA T _{amb} = -20 to +60°C		0.04		%/°C
ΔK /ΔT _{amb}	Temperature characteristic of shut ratio	I _M = 100mA T _{amb} = 20 to +60°C		0.02		%/°C

Fig. 2 - Quiescent current vs. supply voltage




Fig. 3 - Reference voltage vs. supply voltage




Fig. 4 - Shunt ratio vs.




Fig. 5 - Reference voltage vs. load current




Fig. 6 - Shunt ratio vs. load current




Fig. 7 - Minimum supply voltage (typical) vs. load current




Fig. 8 - Saturation voltage vs. load current




Fig. 9 - Quiescent current




Fig. 10 - Reference voltage vs. ambient temperature




Fig. 11 - Application circuit







Fig. 12 - P.C. board and components layout of the circuit of fig. 11 (1:1 scale)





APPLICATION INFORMATION

Fig. 16



$$E_{g} = R_{T} I_{d} + I_{M} \left(\frac{R_{T}}{K} - R_{M} \right) + V_{ref}$$

$$\left[1 + \frac{R_{B}}{R_{S}} + \frac{R_{T}}{R_{S}} \left(1 + \frac{1}{K} \right) \right]$$

 R_S has to be adjusted so that the applied voltage V_M is suitable for a given motor, the speed is then linearly adjustable varing R_B .


The value of R_T is calculated so that

$$R_{T (max.)} < K_{(min.)} \cdot R_{M (min.)}$$

If $R_{T^{\rm co}(max.)} > K \cdot R_{\rm M}$, instability may occur.

The values of C_1 (4.7 μF typ.) and C_2 (1 μF typ.) depend on the type of motor used. C_1 adjusts WOW and flutter of the system. C_2 suppresses motor spikes.

Fig. 17 - 3V stereo cassette miniplayer with motor speed control







MOTOR SPEED REGULATOR

ADVANCE DATA

- EXCELLENT VERSATILITY IN USE
- HIGH OUTPUT CURRENT (UP TO 1.5A)
- LOW QUIESCENT CURRENT
- LOW REFERENCE VOLTAGE (1.32V)
- EXCELLENT PARAMETERS STABILITY VERSUS AMBIENT TEMPERATURE
- START/STOP FUNCTION (TTL LEVELS)
- DUMP PROTECTION

The TDA7275A is a linear integrated circuit in minidip plastic package. It is intended for use as speed regulator for DC motors of record players, tape and cassette recorders.


The dump protection make it particularly suitable for car radio applications.



ABSOLUTE MAXIMUM RATINGS


		1	
V,	Supply voltage	19	V
V _s	Peak supply voltage (for 50ms)	45	V
IM	Maximum output current	1.5	Α
Top	Operating temperature range	-30 to 85	°C
P _{tot}	Total power dissipation $T_{amb} = 70^{\circ}C$	1	W
	$T_{\text{pins}} = 70^{\circ}\text{C}$	4	W

SCHEMATIC DIAGRAM



CONNECTION DIAGRAM


(Top view)



THERMAL DATA

				00/14/
H _{th j-amb}	Thermal resistance junction-ambient	max	80	°C/W
R _{th j-pins}	Thermal resistance junction-pins	max	20	°C/W


Fig. 1 - Test circuit



ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}C$, $V_{s} = 12V$ unless otherwise specified, refer to test circuit)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _s	Supply voltage range		8		18	V
V _{ref}	Reference voltage	I _M = 0.1A	1.05	1.22	1.35	V
I _q + I _d	Total quiescent current	I _M = 0.1mA		2		mA
I _d	Quiescent current	I _M = 0.1mA		1		mA
I _{ms}	Starting motor current	$\frac{\Delta V_{\text{ref}}}{V_{\text{ref}}} = -50\%$	1			А
V ₄	Saturation voltage	I _M = 0.5A		1.7	2	V ·
K = I _M /I _T	Reflection coefficient	I _M = 0.1A	18	20	22	
$\frac{\Delta K/\Delta V_s}{K}$		I _M = 0.1A V _s = 8V to 16V		0.5		%/V
<u>∆K/∆I_M</u> K	·	I _M = 25 to 200mA		-0.05		%/mA
$\frac{\Delta K/\Delta T}{K}$		$I_{M} = 0.1A$ $T_{op} = -30 \text{ to } 85^{\circ}\text{C}$		0.02		%/°C
$\frac{\Delta V_{ref}/\Delta V_{s}}{V_{ref}}$	Line regulation	V _s = 8V to 16V I _M = 0.1A		0.04		%/V
$\frac{\Delta V_{ref}/\Delta I_{M}}{V_{ref}}$	Load regulation	I _M = 25 to 200mA		-0.01		%/mA
$\frac{\Delta V_{ref}/\Delta T}{V_{ref}}$	Temperature coefficient	$I_{M} = 0.1A$ $T_{op} = -30 \text{ to } 85^{\circ}\text{C}$		0.02		%/°C
V ₂	Motor "Stop" (Acc. Following data or grounded)			1		V
I ₂	Motor "Stop"	V ₂ = 1V		-0.05		mA
V ₂	Motor "Run" (Acc. following data or open			1.5		V
12	Motor "Run"	V ₂ = 1.5V		-0.1		mA

Fig. 2 - Application circuit



- $-R_{Ttyp.} = K_{typ.} R_{Mtyp.}$ if $R_T > K_{min} R_{Mmin}$ instability may accur.
- A diode across the motor could be necessary with certain kind of motor.

Fig. 3 - Quiescent current vs. supply voltage




Fig. 4 - Speed variation vs. supply voltage





Fig. 5 - Speed variation vs. torque $(V_s = 12V)$





STEREO LOW VOLTAGE CASSETTE PREAMPLIFIER

- LOW ON/OFF POP NOISE
- LOW OPERATING VOLTAGE
- VERY LOW DISTORTION

The TDA7282 is a monolithic integrated circuit intended for stereo cassette players.

The TDA7282 is assembled in 8 leads plastic minidip.





Minidip Plastic

SO-8J


ORDERING NUMBER: TDA7282 (Minidip)

TDA7282D (SO.8)


ABSOLUTE MAXIMUM RATINGS


V _s	Supply voltage	10	V
T_{stg} , T_j	Storage and junction temperature	-40 to +150	°C
P_{tot}	Total power dissipation at $T_{amb} = 70^{\circ}C$	400	mW
		l .	

STEREO PREAMPLIFIER FOR CASSETTE PLAYERS




CONNECTION AND BLOCK DIAGRAM





TEST CIRCUIT



THERMAL DATA

				
R _{th j-amb}	Thermal resistance junction-ambient	max	200	°C/W

2/6

ELECTRICAL CHARACTERISTICS ($V_s=3V$, $T_{amb}=25^{\circ}C$, f=1KHz, $G_v=40dB$, $R_L=10K\Omega$, $R_s=600\Omega$ unless otherwise specified)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply voltage		1.8		9	v
I _d	Supply current			1.5	3	mA
Ib	Input bias current			280	500	nA
I _{os}	Input offset current			20		nA
Vos	Input offset voltage			0.5		mV
V _{o DC}	Quiescent voltage			1.1		V
Vo	Output voltage	THD = 1%	550	650		mV
THD	Total harmonic distortion $f = 100 Hz$ $f = 1 KHz$ $f = 10 KHz$	V _o = 300mV		0.08 0.07 0.1	0.5	% % %
G _v	Open loop voltage gain	f = 1KHz	68	80		dB
G _v	Closed loop gain	·		40	-	dB
	Channel balance			0.5		dB
eN	Total input noise voltage	B _W = 22KHz to 22KHz		1.5		μV
C _S	Channel separation	f = 1KHz $V_0 = 30mV$		65		dB
SVR	Supply voltage rejection	f = 100Hz	36	45		dB
R _{IN}	Input resistance			100		ΚΩ
R _o	Output resistance			15		Ω

APPLICATION INFORMATION

Fig. 1 - Stereo preamplifier for cassette players





Fig. 2 - P.C and components layout of the circuit of Fig. 1 (1:1 scale)



APPLICATION INFORMATION (continued)

Fig. 3 - Quiescent current vs. supply voltage




Fig. 4 - DC output voltage vs. supply voltage




Fig. 5 - Input bias current vs. supply voltage




Fig. 6 - Distortion versus output level




Fig. 7 - Distortion vs.




Fig. 8 - NAB response of the circuit of Fig. 1




Fig. 9 - Supply voltage rejection vs. frequency





Fig. 10 - Stereo cassette player with motor speed control






RECORD/PLAYBACK CIRCUIT WITH ALC

ADVANCE DATA


- WIDE OPERATING SUPPLY VOLTAGE (3V to 12V)
- VERY LOW INPUT NOISE (V_I = 1.2μV)
- INTERNAL COMPENSATION FOR HIGH GAIN APPLICATION (DOUBLE SPEED REC-ORDING)
- BUILT-IN ALC CIRCUITRY
- GOOD SVR
- DC CONTROLLED SWITCHES FOR MUTE OR EQUALIZATION SWITCHING FUNC-TIONS

DESCRIPTION

The TDA7284 is a monolithic integrated circuit in a DIP-14 designed for 6V, 9V and 12V AC/DC portable cassette equipment application.




BLOCK DIAGRAM



May 1991

PIN CONNECTION (Top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	14	V
T _{OP}	Operating Temperature Range	-20 to 70	°C
T_{stg} , T_i	Storage and Junction Temperature Range	-40 to 150	°C

THERMAL DATA

Symbol	Description		Value	Unit
R _{th j-amb}	Thermal Resistance Junction-ambient	Max	120	°C/W

DC CHARACTERISTICS ($T_{amb} = 25^{\circ}$; $V_S = 6V$; $V_i = 0V$; $R_i = 10 \text{K}\Omega$; ALC = OFF)

Terminal No.	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Terminal Voltage (V)	0	0	0	0	2.6	0	1.3	1.3	0	2.6	6	4.6	0	0

Figure 1: Test and Application Circuit





Figure 2: P.C. Board and Component Layout of the Circuit of Fig. 1 (1:1 scale).



ELECTRICAL CHARACTERISTICS ($V_S = 6V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified refer to test circuit)

Symbol	Parameter	Test Condit	ion	Min.	Тур.	Max.	Unit
Vs	Supply Voltage			3		12	V
la	Quiescent Current				4.5	8	_mA
En	Input Noise	$R_g = 2.2K\Omega$ BW = 22Hz to 22kH	Z		1.2		μV
R _I	Input Resistance			30	50	70	·KΩ
Go	Open Loop Gain			65	78		dB
Vo	Output Voltage	THD ≤ 1%	1.2 0.7	1.8 0.9	1.1	V_{rms} V_{rms}	
THD	Total Harmonic Distortion	$V_O = 1V_{rms}$ ALC = ON $V_I = 100$	mV		0.1 0.3	0.5 1	% %
	ALC Range	$\Delta V_O = 3dB$			47		dB
СВ	Channel Balance	ALC ON			0	2	dB
SVR	Supply Voltage Rejection	$ f = 120 Hz, C_{SVR} = 3 $ $V_R = 100 mV, R_g = $ $ALC = Off $			50		dB
cs	Cross-talk	ALC OFF			70		dB
Pin 3	Turn Off Threshold	$I_O = <1\mu A$		0.8	1.3		V
Pin 3	Turn On Threshold				1.7	2.25	V
Pin 3	Turn On Saturation	$R_L = 10K\Omega$			0.1	0.2	V

Figure 3: Drain Current vs. Supply Voltage




Figure 4: Recording Closed Loop Gain vs. Frequency




Figure 5: Playback Closed Loop Gain vs Frequency




Figure 7: Output Voltage vs. Input Voltage




Figure 9: Output Voltage vs. Input Voltage




Figure 6: Normalized Output Voltage vs. Supply Voltage




Figure 8: Output Voltage vs. Input Voltage




Figure 10: Distortion vs. Input Voltage




Figure 11: Distortion vs. Input Voltage




Figure 13: Crosstalk vs. Frequency (ALC = Off)




Figure 12: SVR vs. Frequency (ALC = Off)





Figure 14: Crosstalk vs. Frequency (ALC = Off)



CIRCUIT DESCRIPTION


OPERATIONAL AMPLIFIER

The operational amplifier consists essentially of a very low noise input stage decoupled from the

single-ended output stage by means of an emitter follower (fig. 15).

The compensations provided in order to have high gain bandwith product allowing the use for double speed recording application.

Figure 15




AUTOMATIC LEVEL CONTROL SYSTEM (ALC)

This system maintains the level of the signal to be recorded at a value which prevents saturation of the tape and which optimizes the signal to noise ratio even there are notable variations in the input signal.

Before presenting the ALC circuit of TDA7284 it is worth describing the operation of the automatic level control as a system. A diagram showing the basis of operation is given in fig. 16.

Figure 16: Basic Diagram of the ALC stage



This consists of an amplifier (op-amp) having constant gain ($G_V = 1+R4/R3$),which in feedback transforms output signal level information (usually by means of a peak-to-peak detector) into a continuous voltage which drives the networks indicated by T and Rd.

The element T transforms the continuous voltage level into a signal capable of modifying the circuit conditions symbolized by variable resistor Rd.

The value assumed by the resistor Rd is a function of the output signal level Vo and is such that the voltage Vc at the input of the op-amp is constant, even variations of Vi are present. Obviously if Vo is less than a certain value the system is not controlled.

In this case:

$$V_1 = V_C = V_O / G_V$$

(G_V is the gain of the op-amp)


For the TDA7284 the value of V_0 below which the system is not controlled is around 1 Vrms.

Let us now consider the speed of response of the system (when controlled) to positive and negative changes of the input signal i.e. the limiting time,the time for return to nominal level (1 Vrms) and the recovery time.

Limiting time, and time for return to nominal level.

Let us suppose that at certain moment T_0 , the input signal increases by $+\Delta Vi$ as shown in fig. 17.

Figure 17: Limiting and Level Setting Time



Usually such an increase drives the op-amp into saturation and the time for which it remains in this condition is called the limiting time(T1).

T1 depends on the relationship between the external capacitances, the time constant T=R1 • C1, the supply voltage and the signal variation.

The criteria for choosing the length of T1 are the result of several compromises. In particular if T1 is too long, there will be audible distortion during playback (during T1 the output is a square wave), and if it is too short, the sensation of increased level will be lost while dynamic compression phenomena and instability may occur.

The time for return to nominal level is defined as the total time between the instant To and the instant in which the output reassumes the nominal value. This time (Ts) is roughly equal to 5 • T1.


On the basis of tests carried out it has been found that a musical signal with high dynamic range

 $(\Delta V_I = +40 \text{ dB})$ is to be recorded, the best value of Ts is between 200 and 300ms.

Recovery time.

let us now suppose that at the instant To the input signal decreases of ΔVi (fig. 18).

Figure 18: Recovery Time



The recovery time (Trec) is defined as the time between the instant To and the instant in which the output signal returns to the nominal level.


This time depends essentially on the discharge time constant of R2 \cdot C2 (see fig. 16) and on the size of the step - Δ Vi. In this case too, if this time is too long the signal to noise ratio on the tape deriorates.

If it is too short the sensation of the low signal level is lost during playback.

The ALC system of the TDA7284

Fig. 16 becomes the following (fig. 19) where the

Figure 19



peak-to-peak detector of fig. 16 is now inside the broken line 1 while the system which allows a dinamic resistance varying with the DC voltage level (i.e. inversely proportional to the op-amp output signal), is inside the broken line 2.

It should be noted that the generator resistance Ri has no influence on the controlled voltage value Vc, although its value should be between 1 and 47 Kohm.

The lower limit is determined by the minimum dynamic resistance of 10 ohm and therefore to have a control range of 40 dB for the input signal, Ri must be greather than 1.5 Kohm.


The upper limit results from the necessity to limit the attenuation of the signal by the input impedance of the op-amp.

Switches

Two DC-controlled switches are also included in the chip (fig. 20)

Fig. 19 shows the typical application circuit of the TDA7284 utilizing the equalization switch for normal or chrome tape playback equalization. The advantage is the components can be placed near

Figure 20



to the IC, while the tape selector switch can be at a remote location, hence reduce the chances of noise and oscillation due to components layout. Another advantage is that only one pole is needed for the tape selector switch as compared to the two poles needed by conventional circuits (one separate pole for each channel).

Fig. 22 shows the use of the switches to obtain the mute function.

Figure 21: Application Circuit with DC Switching of Normal/Chrome Tape Equalization





Figure 22: Application Circuit with Output Muting



SVR A refernce circuit is enclosed to provide a stable voltage and to supply a stable current to all cur-

rent mirrors.

SVR capacitor is also connected to this block for good ripple rejection.



TDA7285

STEREO CASSETTE PLAYER AND MOTOR SPEED CONTROLLER

ADVANCE DATA

- WIDE OPERATING SUPPLY VOLTAGE (1.8V to 6V)
- HIGH OUTPUT POWER (30mW/32Ω/3V)
- LOW DISTORTION DC VOLUME CONTROL
- NO BOUCHEROT CELL
- LOW QUIESCENT CURRENT (15mA)
- NO INPUT CAPACITORS FOR PREAMPLIFIERS
- LOW MOTOR REFERÊNCE VOLTAGE (200mV)


DIP20 SO20 ORDERING NUMBERS: TDA7285 TDA7285D

trol, headphone driver and motor speed control-ler.

DESCRIPTION


The TDA7285 is a monolithic integrated circuit designed for the portable players market and assembled in a plastic DIP20 and SO20. The internal functions are: preamplifier, DC volume con-

BLOCK DIAGRAM



May 1991

PIN CONNECTION (Top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	8	٧
I _{Omax}	Maximum Output Current	70	mA
I _{m max}	Maximum Motor Current	700	mA
P _{tot}	Total Power Dissipation T _{amb} = 90°C	0.9	W
Top	Operating Temperature	-20 to +70	°C
T_{stg} , T_j	Storage and Junction Temperature	-40 to 150	°C

THERMAL DATA

Symbol	Description	SO20	DIP20	Unit
R _{th j-amb}	Thermal Resistance Junction-ambient	150	100	°C/W

DC CHARACTERISTICS ($T_{amb} = 25^{\circ}C$; $V_S = 3V$; $R_L = 32\Omega$ (Headphone) and $R_L = 10K\Omega$ (Preamplifier); $V_i = 0$; VOL. Control = V_{ref}).

Terminal No	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Term. Volt. (V)	0	1.5	1.5	1.5	1.5	2.7	1.4	0	2.8	0	1.6	3	3	1.4	1.5	1.5	1.5	1.5	1.5	1.5

ELECTRICAL CHARACTERISTICS ($V_S = 3V$; $R_L = 32\Omega$, Vol. Control = 2/3 $V_{ref\ (pin\ 20)}$; $T_{amb} = 25^{\circ}C$; f = 1KHz; unless otherwise specified

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply Range		1.8		6	V
ld	Total Quiescent Drain Current			15	22	mA

PLAYBACK AMPLIFIER

G _{vo}	Open Loop Gain			70		dB
G _v	Close Loop Gain		33		dB	
Vo	Output Voltage	600	750		mV	
THD	Total Harmonic Distortion	V _O = 330mVrms		0.05	0.25	%
lb	Bias Current			3		μΑ
Ct	Cross Talk	$R_S = 2.2K\Omega$; $V_O = 330mVrms$		74		dB
en	Total Input Noise	$R_S = 2.2K\Omega$; $B = 22Hz$ to $22KHz$		1.2		μV
SVR1	Ripple Rejection	$R_S = 2.2K\Omega$; $Vr = 100mVrms$ $f = 100Hz$; $C_{SVR} = 100\mu F$		50		dB

HEADPHONE DRIVER

V _{DC}	Output DC Voltage			1.4		٧
Po	Output Power	THD = 10%	20	30		mW
P _{O1}	Transient Output Power	THD = 10% $R_L = 16\Omega$		50		mW
G∨	Close Loop Gain	P _O = 5mW		31		dB
	Volume Control range		66	75		dB
THD	Total Harmonic Distortion	P _O = 5mW		0.3	1	%
Ct	Cross Talk	$P_O = 5mW$; $R_S = 10K\Omega$		50		dB
SVR2	Ripple Rejection	$R_S = 600\Omega$; $Vr = 100mV$ $f = 100Hz$; $C_{SVR} = 100\mu F$		47		dB

MOTOR SPEED CONTROL

V _{ref}	Motor Reference Voltage (pin 12)		0.18	0.20	0.22	V
К	Shunt Ratio	$I_m = 100 mA$	45	50	55	-
V _{sat}	Residual Voltage	$I_m = 100 \text{mA}$		0.13	0.30	V
$\frac{\Delta V_{ref}}{V_{ref}} / \Delta V_{S}$	Line Regulation	$I_{m} = 100 \text{mA};$ $V_{S} = 1.8 \text{ to } 6V$		0.20	0.8	%/ V
$\frac{\Delta K}{K} / \Delta V_S$	Voltage Characteristics of Shunt Ratio	$I_{m} = 100 \text{mA};$ $V_{S} = 1.8 \text{ to } 6V$		0.80	3	%/V
$\frac{\Delta V_{ref}}{V_{ref}} / \Delta I_{m}$	Load Regulation	I _m = 30 to 200mA		0.015	0.08	%/mA
$\frac{\Delta K}{K} / \Delta I_{m}$	Current Characteristics of Shunt Ratio	I _m = 30 to 200mA		0.03	0.1	%/mA
$\frac{\Delta V_{\text{ref}}}{V_{\text{ref}}} / \Delta T_{\text{amb}}$	Temperature Characteristics of Reference Voltage	$I_{m} = 100 \text{mA}$ $T_{amb} = -20 \text{ to } +60^{\circ}\text{C}$		0.04		%/°C
$\frac{\Delta K}{K} / \Delta T_{amb}$	Temperature Characteristics of Shunt Ratio	I _m = 100mA T _{amb} = -20 to +60°C		0.02		%/°C

Figure 1: Test and Application Circuit




Figure 2: P.C. Board and Component Layout of the Circuit of Figure 2 (1:1 scale)




Figure 3: Quiescent Drain Current vs. Supply Voltage




Figure 5: Closed Loop Gain vs. Frequency (PREAMPLIFIER)




Figure 7: Supply Voltage Rejection vs. Frequency (PREAMPLIFIER)




Figure 4: Reference voltage Vs/2 (pin 20) vs. Supply Voltage




Figure 6: Distortion vs. Frequency (PREAMPLIFIER)




Figure 8: Quiescent Output Voltage vs. Supply Voltage (DRIVER)




Figure 9: Closed Loop Gain vs. Frequency (DRIVER)




Figure 11: Distortion vs. Output Power (DRIVER)




Figure 13: Supply Voltage Rejection vs. Frequency (DRIVER




Figure 10: Output Power vs. Supply Voltage (DRIVER)




Figure 12: Distortion vs. Frequency (DRIVER)




Figure 14: Volume Control (0dB = 10mW; $V_S = 3V$; $R_{VOL} = 50K\Omega$; $R_L = 32\Omega$; f = 1KHz) (DRIVER)




Figure 15: Reference Voltage (Pin 12) vs. Supply Voltage (MOTOR)




Figure 17: Sunt Ratio vs. Load Current (MOTOR)




Figure 19: Speed Variations vs. Supply Voltage (MOTOR)




Figure 16: Shunt Ratio vs. Supply Voltage (MOTOR)




Figure 18: Saturation Voltage vs. Load Current (MOTOR)






Figure 20: Speed Variations vs. Motor Current (MOTOR)



APPLICATION INFORMATION

Figure 21.



$$\begin{split} E_g &= R_T \; I_d + I_M \, (\, \frac{R_T}{K} - R_M \,) + V_{ref} \\ & \qquad \left[\; 1 + \frac{R_b}{R_S} + \frac{R_T}{R_S} \, \left(\; 1 + \frac{1}{K} \, \right) \, \right] \end{split}$$

Rs has to be adjusted so that the applied voltage V_{M} is suitable for a given motor, the speed is then linearly adjustable varing R_B.

The value R_T is calculated so that

 $R_{T (max.)} > K_{(min.)} * R_{M (min.)}$


if $R_{T \text{ (max.)}} > K * R_M$, instability may occur.

The values of C15 (4.7 μ F typ.) and C14 (1 μ F typ.) depend on the type of motor used. C15 adjusts WOW and flutter of the system. C14 suppresses motor spikes.



DIGITAL CONTROLLED STEREO AUDIO PROCESSOR

- SINGLE SUPPLY OPERATION
- FOUR STEREO INPUT SOURCE SELECTION
- MONO INPUT
- TREBLE, BASS, VOLUME, AND BALANCE CONTROL
- FOUR INDEPENDENT SPEAKER CONTROL (FRONT/REAR)
- SINGLE SUPPLY OPERATION
- ALL FUNCTIONS PROGRAMMABLE VIA SERIAL BUS
- VERY LOW NOISE AND VERY LOW DIS-TORTION
- POP FREE SWITCHING



sor for high quality audio applications in car radio and Hi-Fi systems.

Control is accomplished by serial bus microprocessor interface.


The AC signal setting is obtained by resistor networks and analog switches combined with operational amplifiers.

The results are: low noise, low distortion and high dynamic range.


DESCRIPTION

The TDA7300 is a volume, tone (bass and treble), balance (left/right) and fader (front/rear) proces-

BLOCK DIAGRAM



PIN CONNECTION (Top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage (V _{S1})	18	V
T _{amb}	Operating Ambient Temperature Range	-40 to +85	°C
T _{stg}	Storage Temperature	-40 to 150	°C

THERMAL DATA

Symbol	Description	SO28	DIP28	Unit
R _{th j-pins}	Thermal Resistance Junction-pins Max	85	65	°C/W

ELECTRICAL CHARACTERISTICS ($T_{amb}=25^{\circ}C$, $V_{S1}=12V$ or $V_{S2}=8.5V$, $R_{L}=10k\Omega$ and $R_{g}=600\Omega$, f=1KHz unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
SUPPLY (1))					
V _{S1}	Supply Voltage VS1		10	12	16	V
V_{S2}	Supply Voltage VS2		6	8.5	10	٧
I _{S2}	Supply Current		15	30	40	mA
V _{ref}	Reference Voltage (pin 7)		3.5	4.3	5	٧
SVR	Ripple Rejection at V _{S1}	f = 300Hz to 10KHz	80	97		dB
SVR	Ripple Rejection at V _{S2}	f = 300Hz to 10KHz	50	58		dB

INPUT SELECTORS

Ri	Input Resistance		30	45		ΚΩ
V _{IN max}	Max. Input Signal	GV = 0dB $d = 0.3%$	1.5	2.2		Vrms
INs	Input Separation	f = 1KHz (2)	90	100		dB
		f = 10KHz (2)	70	80		dB
Vi (DC)	Input DC Voltage		3.5	4.3	5	V

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
VOLUME C	CONTROLS					
	Control Range			78	T	dB
G _{max}	Max Gain		8	10	12	dB
	Max Attenuation		64	68		dB
	Step Resolution	G _V = -50 to 10dB		2	3	dB
	Attenuator Set Error				2	dB
	Tracking Error				2	dB
SPEAKER	ATTENUATORS					
***	Control Range		35	38	41	dB
	Step Resolution			2	3	dB
	Attenuator Set Error				2	dB
	Tracking Error		-		2	dB
BASS AND	TREBLE CONTROL (3)					
	Control Range			±15		dB
	Step Resolution			2.5	3.5	dB
AUDIO OU	TPUT					
Vo	Max. Output Voltage	d = 0.3%	1.5	2.2		Vrms
RL	Output Load Resistance		2			ΚΩ
CL	Output Load Capacitance				1	nF
Ro	Output Resistance			70	150	Ω
V _O (DC)	DC Voltage Level		3	3.8	4.5	٧
GENERAL		71 - 100 -20				
e _{NO}	Output Noise	BW = 22Hz to 22KHz, $G_v = 0$ dB		6	15	μV
		Curve A G _v = 0dB		4		Ιμν
S/N	Signal to Noise Ratio	All gain = 0dB V_0 = 1Vrms BW = 22Hz to 22KHz		105		dB
d	Distortion	$f = 1KHz; V_O = 1V; G_V = 0$		0.01	0.1	%
-	Frequency Response (-1dB)	$G_v = 0$ High Low	20		20	KHz Hz
Sc	Channnel Separation left/right	f = 1KHz f = 10KHz	90 70	100 80		dB dB
BUS INPU	rs					
V _{IL}	Input LOW Voltage				0.8	٧
V _{IH}	Input HIGH Voltage		2.4			V
Vo	Output Voltage SDA Acknowledge	I = 1.6mA			0.4	٧
	Digital Input Current		-5		+5	μΑ

Notes:

(2) The selected input is grounded thru the $2.2\mu F$ capacitor.

⁽¹⁾ The circuit can be supplied either at V_{S1} or without the use of the internal voltage regulator at V_{S2}. The circuit also operates at a supply voltage V_{S1} lower than 10V. In this case the ripple rejection of V_{S2} is valid, because the voltage regulator saturates to a saturation voltage of about 0.8V.

⁽³⁾ Bass and Treble response see attached diagram. The center frequency and quality of the resonance behaviour can be choosen by the external circuitry. A standard first order bass response can be realized by a standard feedback network.

Figure 1: Application Circuit




Figure 2: P.C. Board and Components Layout of the Fig.1 (1:1 scale)




Figure 3: Total Output Noise vs. Volume Setting




Figure 5: Distortion + Noise vs. Frequency




Figure 7: Distortion vs. Load Resistance




Figure 4: Signal to Noise Ratio vs. Volume Setting




Figure 6: Distortion vs. Output Voltage




Figure 8: Channel Separation (L1 - R1) vs.




Figure 9: Input Separation (L1 - L2) vs. (V_{S1})
Frequency




Figure 11: Supply Voltage Rejection (V_{S2}) vs. Frequency




Figure 13: Supply Voltage Rejection vs. Vs2




Figure 10: Supply Voltage Rejection (V_{S1}) vs. Frequency




Figure 12: Supply Voltage Rejection vs. V_{S1}





Figure 14: Clipping Level (Vrms) vs. Supply Voltage



APPLICATION INFORMATION

Volume Control Concept

Traditional electronic volume control circuits use a multiplier technique with all the disadvantages of high noise and distortion.

The used concept, as shown in Fig. 15 with digital switched resistor dividers, provides extremely low noise and distortion. The multiplexing of the resistive dividers is realized with a multiple-input operational amplifier.

Bass and Treble Control

The principle operation of the bass control is shown in Fig. 16. The external filter together with the internal buffer allows a flexible filter design according to the different requirements in car radios. The function of the treble is similar to the bass. A typical curve is shown in Fig.19.

Outputs

A special class-A output amplifier with a modulated sink current provides low distortion and ground compatibility with low current consumption.

Figure 15: Volume Control




Figure 16: Bass Control




Figure 17: Quiescent Current vs. Supply Voltage




Figure 18: Quiescent Current vs. Temperature




Figure 19: Typical Tone Response





Figure 20: Complete Car-Radio System using Digital Controlled Audio Processor



SERIAL BUS INTERFACE

S-BUS Interface and I²CBUS Compatibility


Data transmission from microprocessor to the TDA7300 and viceversa takes place thru the 3-wire S-BUS interface, consisting of the three lines SDA, SCL, SEN. If SDA and SEN inputs are short-circuited together, then the TDA7300 appears as a standard I²CBUS slave.

According to I²CBUS specification the S-BUS lines are connected to a positive supply voltage via pull-up resistors.

Data Validity

As shown in fig. 21, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

Figure 21: Data Validity on the I²CBUS



Start and Stop Conditions

I²CBUS:

as shown in fig.22 a start condition is a HIGH to

Figure 22: Timing Diagram of S-BUS and I²CBUS

LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.

S-bus:

the start/stop conditions (points 1 and 6) are detected exclusively by a transition of the SEN line (1 \rightarrow 0 / 0 \rightarrow 1) while the SCL line is at the HIGH level.

The SDA line is only allowed to change during the time the SCL line is low (points 2, 3, 4, 5). After the start information (point 1) the SEN line returns to the HIGH level and remains unchanged for all the time the transmission is performed.

Byte Format

Every byte transferred on the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

Acknowledge

The master (μ P) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 23). The peripheral (audioprocessor) that acknowledges has to puli-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse.

The audioprocessor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer.





Figure 23: Acknowledge on the I²CBUS



Transmission without Acknowledge

Avoiding to detect the acknowledge of the audioprocessor, the μP can use a simplier transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data.

This approach of course is less protected from misworking and decreases the noise immunity.

Interface Protocol

The interface protocol comprises:

- A start condition (S)
- A chip address byte, containing the TDA7300 address (the 8th bit of the byte must be 0). The TDA7300 must always acknowledge at the end of each transmitted byte.
- A sequence of data (N-bytes + acknowledge)
- A stop condition (P)



ACK = Acknowledge

S = Start

P = Stop

MAX CLOCK SPEED 100kbits/s

SOFTWARE SPECIFICATION

Chip address (TDA7300 address)

1 0 0 0 1 0 0 0 MSB

DATA BYTES

DATA BYTES

MS	SR						SB	Function
<u> </u>					•			
0	U							Volume Control
1	1	0	В1	B0	A2	Α1	A0	Speaker ATT LR
1	1	1	B1	B0	A 2	Α1	Α0	Speaker ATT RR
1	0	0	B1	B0	Α2	Α1	Α0	Speaker ATT LF
1	0	1	B1	B0	Α2	Α1	Α0	Speaker ATT RF
0	1	0	Х	Х	S2	S1	S0	Audio Switch
0	1	1	0	СЗ	C2	C1	C0	Bus Control
0	1	1	1	СЗ	C2	C1	C0	Treble Control

X = don't careAx = 2dB steps

Bx = 10dB steps

Cx = 2.5dB steps

Status after power-on reset

STATUS AFTER POWER-ON-RESET

Volume	– 68 dB
Speaker	– 38 dB
Audio Switch	Mono
Bass	+ 2.5 dB
Treble	+ 2.5 dB

SOFTWARE SPECIFICATION (continued) DATA BYTES (detailed description)

VOLUME

MSB							LSB	
0	0	B2	B1	B0	A 2	A 1	A 0	Volume 2dB Steps
					.0	0	0	0
					0	0	1	-2
					0	1	0	-4
					0	1	1	-6
					1	0	0	-8
					1	0	1	Not allowed
					1	1	0	Not allowed
					1	1	1	Not allowed
0	0	B2	B1	B0				Volume 10dB steps
		0	0	0				+10
		0	0	1				0
		0	1	0				-10
		0	1	1				-20
		1	0	0				-30
		1	0	1				-40
		1	1	0				-50
		1	1	1				-60

For example if you want setting the volume at -32dB the 8 bit string is: 0 0 1 0 0 0 0 1

SPEAKER ATTENUATORS

MSB							LSB	
1 1 1	0 0 1 1	0 1 0 1	B1 B1 B1 B1	B0 B0 B0 B0	A2 A2 A2 A2	A1 A1 A1 A1	A0 A0 A0 A0	Speaker LF Speaker RF Speaker LR Speaker RR
					0 0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	0 -2 -4 -6 -8 Not allowed Not allowed Not allowed Not allowed
			0 0 1 1	0 1 0 1				0 -10 -20 -30

For example attenuation of 24dB on speaker RF is given by: 10110010

SOFTWARE SPECIFICATION (continued)

AUDIO SWITCH - Select the input Channel to Activate

MSE	3						LSB	
0	1	0	Х	Х	S2	S1	S0	Audio Switch
			х	Χ	0	0	0	Stereo 1
			X	Х	0	0	1	Stereo 2
1			X	X	0	1	0	Stereo 3
			X	Х	0	1	1	Stereo 4
			Х	Х	1	0	0	Mono
1			Х	Х	1	0	1	Not Allowed
			Х	Х	1	1	0	Not Allowed
			·X	X	1	1	1	Not Allowed

X = don't care

For example to set the stereo 2 channel the 8 bit string may be: 0 1 0 0 0 0 0 1

BASS AND TREBLE - Control Range of \pm 15 dB (boost and cut) Steps of 2.5 dB

0	1	1	0	C3	C2 C2	C1 C1	C0	Bass Treble
				0	0	0	0	- 15
				Ō	. 0	0	1	- 15
				0	0	1	0	- 12.5
				0	0	1	1	– 10
1				0	1	0	0	– 7.5
				0	1	0	1	– 5
				0	1	1	0	- 2.5
				0	1	1	1	- 0
				١.				
1				וו	1	1	1	+ 0
i				1	1	1	0	+ 2.5
1				1	1	0	1	+ 5
				1	1	0	0	+ 7.5
				1	0	1	1	+ 10
ĺ				1	0	1	0	+ 12.5
				1	0	0	1	. + 15
				1	0	0	0	+ 15

C3 = Sian

For example Bass at -12.5dB is obtained by the following 8 bit string: 0 1 1 0 0 0 1 0

Purchase of I2C Components of SGS-THOMSON Microelectronics, conveys a licence under the Philips I^2C Patent Rights to use these components in an I^2C system, provided that the system conforms to the I^2C Standard Specifications as defined by Philips.





DIGITAL CONTROLLED STEREO AUDIO PROCESSOR

- INPUT AND OUTPUT PINS FOR EXTERNAL **EQUALIZER**
- THREE STEREO INPUT SOURCE SELEC-TION PLUS MONO INPUT
- TREBLE, BASS, VOLUME AND BALANCE CONTROL
- FOUR INDEPENDENT SPEAKER CONTROL (FRONT/REAR)
- SINGLE SUPPLY OPERATION
- ALL FUNCTIONS PROGRAMMABLE VIA SE-RIAL BUS
- VERY LOW NOISE AND VERY LOW DIS-TORTION
- POP FREE SWITCHING



and Hi-Fi system.

Control is accomplished by serial bus microprocessor interface.


The AC signal setting is obtained by resistor networks and analog switches combined with operational amplifiers.

The results are: low noise, low distortion and high dvnamic range.


DESCRIPTION

The TDA7302 is a volume, tone (bass and treble). balance (left/right) and fader (front/rear) processor for high quality audio applications in car radio

BLOCK DIAGRAM



PIN CONNECTION (Top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	14	V
P _{tot}	Total Power Dissipation T _{amb} = 25°C	2	W
T _{amb}	Operating Ambient Temperature Range	-40 to +85	°C
T _{stg}	Storage Temperature	-40 to 150	°C

THERMAL DATA

Symbol	Description	Value	Unit	
R _{th j-pins}	Thermal Resistance Junction-pins	Max	65	°C/W

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}C$, $V_{S} = 10V$, $R_{L} = 10k\Omega$, $R_{g} = 600\Omega$, f = 1KHz unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
SUPPLY						
Vs	Supply Voltage		6	10	14	V
ls	Supply Current		15	30	40	mA
SVR	Ripple Rejection	f = 300Hz to 10KHz	50	58		dB
INPUT SEL	ECTORS					

R	₹ _i	Input Resistance		30	45		ΚΩ
V _{IN}	max	Max. Input Signal	Max. Input Signal $GV = 0dB d = 0.3\%$				
IN	ls	Input Separation	f = 1KHz (2)	90	100		dB
			f = 10KHz (2)	70	80		dB
R	L	Output Load Resistance		5			ΚΩ
V _i (DC)	Input DC Voltage		3.5	4.3	5	V

Symbol	Parameter	Test Co	ndition	Min.	Тур.	Max.	Unit
OLUME C	ONTROLS					•	
R _{IN}	Input Resistance			5	10	20	ΚΩ
	Control Range				78		mA
G _{max}	Max Gain			8	10	12	dB
	Max Attenuation			64	68		dB
	Step Resolution				2	3	dB
	Attenuator Set Error	$G_V = -50 \text{ to } 10d$	В			2	dB
	Tracking Error	:				2	dB
SPEAKER	ATTENUATORS					•	
	Control Range		:	35	38	41	dB
	Step Resolution				2	3	dB
	Attenuator Set Error					2	dB
	Tracking Error					2	dB
BASS AND	TREBLE CONTROL (1)						
	Control Range				±15		dB
·	Step Resolution				2.5	3.5	dB
AUDIO OU							
Vo	Max. Output Voltage	d = 0.3%		1.5	2.2		Vrm
RL	Output Load Resistance			2			ΚΩ
CL	Output Load Capacitance					1	nF
Ro	Output Resistance				70	150	Ω
V _O (DC)	DC Voltage Level			3	3.8	4.5	٧
SENERAL							
e _{NO}	Output Noise	BW = 22Hz to	G _v = 0dB		6	15	
		22KHz	Out atten. ≥		3.5		μV
		G _v = 0dB (20dB Curve A		4	-	
S/N	Signal to Noise Ratio	All gain = 0dB BW = 22Hz to 2	V _O = 1Vrms		105		dB
d	Distortion	f = 1KHz V _O =			0.01	0.1	%
	Frequency Response (-1dB)	G _v = 0	High Low	20		20	KH: Hz
Sc	Channnel Separation left/right	f = 1KHz f = 10KHz		90 70	100 80		dB dB
BUS INPUT	ΓS						
VIL	Input LOW Voltage					0.8	V
V _{IH}	Input HIGH Voltage			2.4			٧
Vo	Output Voltage SDA Acknowledge	I = 1.6mA				0.4	V
	1						

Notes:

Digital Input Current



+5

-5

Bass and Treble response see attached diagram. The center frequency and quality of the resonance behaviour can be choosen by the external circuitry. A standard first order bass response can be realized by a standard feedback network.
 The selected input is grounded thru the 2.2μF capacitor.

Figure 1: Application Circuit




Figure 2: P.C. Board and Components Layout of the Fig.1 (1:1 scale)




Figure 3: Total Output Noise vs. Volume Setting




Figure 5: Distortion + Noise vs. Frequency




Figure 7: Distortion vs. Load Resistance




Figure 4: Signal to Noise Ratio vs. Volume Setting




Figure 6: Distortion vs. Output Voltage




Figure 8: Channel Separation (L1 - R1) vs. Frequency




Figure 9: Input Separation (L1 - L2) vs. Frequency




Figure 10: Supply Voltage Rejection vs. Frequency





Figure 11: Quiescent Current vs. Temperature




APPLICATION INFORMATION

Volume Control Concept

Traditional electronic volume control circuits use a multiplier technique with all the disadvantages of high noise and distortion.

The used concept, as shown in Fig. 12 with digital switched resistor dividers, provides extremely low noise and distortion. The multiplexing of the resistive dividers is realized with a multiple-input operational amplifier.

Figure 12: Volume Control



Bass and Treble Control

The principle operation of the bass control is shown in Fig. 12. The external filter together with the internal buffer allows a flexible filter design according to the different requirements in car radios. The function of the treble is similar to the bass. A typical curve is shown in Fig.14.

Figure 13: Bass Control





Figure 14: Typical Tone Response




Outputs

A special class-A output amplifier with a modulated sink current provides low distortion and

ground_compatibility with low current consumption.

Figure 15: Complete Car-Radio System using Digital Controlled Audio Processor



SERIAL BUS INTERFACE

S-BUS Interface and I²CBUS Compatibility


Data transmission from microprocessor to the TDA7302 and viceversa takes place thru the 3-wire S-BUS interface, consisting of the three lines SDA, SCL, SEN. If SDA and SEN inputs are short-circuited together, then the TDA7302 appears as a standard I*CBUS slave.

According to 1²CBUS specification the S-BUS lines are connected to a positive supply voltage via pull-up resistors

Data Validity

As shown in fig. 16, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

Figure 16: Data Validity on the I²CBUS




Start and Stop Conditions

I²CBUS:

as shown in fig.17 a start condition is a HIGH to

Figure 17: Timing Diagram of S-BUS and I²CBUS



LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.

S-bus:

the start/stop conditions (points 1 and 6) are detected exclusively by a transition of the SEN line (1 \rightarrow 0 / 0 \rightarrow 1) while the SCL line is at the HIGH level.

The SDA line is only allowed to change during the time the SCL line is low (points 2, 3, 4, 5). After the start information (point 1) the SEN line returns to the HIGH level and remains unchanged for all the time the transmission is performed.

Byte Format


Every byte transferred on the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

Acknowledge

The master (µP) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 18). The peripheral (audioprocessor) that acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse.

The audioprocessor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer.

Figure 18: Acknowledge on the I²CBUS



Transmission without Acknowledge


Avoiding to detect the acknowledge of the audioprocessor, the μP can use a simplier transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data.

This approach of course is less protected from misworking and decreases the noise immunity.

Interface Protocol

The interface protocol comprises:

- A start condition (S)
- A chip address byte, containing the TDA7302 address (the 8th bit of the byte must be 0). The TDA7302 must always acknowledge at the end of each transmitted byte.
- A sequence of data (N-bytes + acknowledge)
- A stop condition (P)



Data Transferred (N-bytes + Acknowledge)

ACK = Acknowledge

S = Start

P = Stop

MAX CLOCK SPEED 100kbits/s

SOFTWARE SPECIFICATION

Status after power-on reset

Chip address (TDA7302 address)

1 0 0 0 1 0 0 0 MSB LSB

DATA BYTES

MS	В					L	.SB	Function
0	0	B2	B1	B0	A2	A1	A0	Volume Control
1	1	0	B1	B0	A2	Α1	Α0	Speaker ATT LR
1	1	1	B1	B0	A2	Α1	A0	Speaker ATT RR
1	0	0	B1	B0	A2	Α1	A0	Speaker ATT LF
1	0	1	B1	B0	A2	Α1	Α0	Speaker ATT RF
0	1	0	Х	Х	S2	S1	S0	Audio switch
0	1	1	0	C3	C2	C1	C0	Bass control
0	1	1	1	C3	C2	C1	C0	Treble control

X = don't care Ax = 2dB steps Bx = 10dB steps

Cx = 2.5dB steps

STATUS AFTER POWER-ON-RESET

Volume	- 68 dB
Speaker	– 38 dB
Audio Switch	Mono
Bass	+ 2.5 dB
Treble	+ 2.5 dB

SOFTWARE SPECIFICATION (continued) DATA BYTES (detailed description)

VOLUME

MSB							LSB	
0	0	B2	B1	B0	A2	A1	A0	Volume 2dB Steps
					0	0	0	0
					0	Ō	1	-2
					0	1	0	-4
					0	1	1	-6
					1	0	0	-8
					1	0	1	Not allowed
					1	1	0	Not allowed
					1	1	1	Not allowed
0	0	. B 2	B1	B0				Volume 10dB STEPS
		0	0	0				+10
		0	0	1				0
		0	1	0				-10
		0	1	1				-20
		1	0	0				-30
		1	0	1				-40
		1	1	0	,			-50
		1	1	1				-60

For example if you want setting the volume at -32dB the 8 bit string is: 0 0 1 0 0 0 0 1

SPEAKER ATTENUATORS

MSB							LSB	
1	0	0	B1	B0	A2	A1	A 0	Speaker LF
1	0	1	B1	B0	A2	A1	Α0	Speaker RF
1 1	1	0	B1	B0	A2	Α1	Α0	Speaker LR
1	1	1	B1	B0	A 2	A 1	A0	Speaker RR
					0	0	0	0
					0	0	1	-2
ŀ					0	1	0	-4
					0	1	1	-6
					1	0	0	-8
					1	0	1	Not allowed
			l		1	1	0	Not allowed
					1	1	1	Not allowed
			0	0				0
ŀ			0	1				-10
			1	0				-20
			1	1				-30

For example attenuation of 24dB on speaker RF is given by: 1 0 1 1 0 0 1 0

SOFTWARE SPECIFICATION (continued)

AUDIO SWITCH - Select the input Channel to Activate

MSB							LSB	
0	1	0	Х	Χ	S2	S1	S0	Audio Switch
			Χ	Χ	0	0	0	Stereo 1
			X	X	0	0	1	Stereo 2
			X	X	0	1	0	Stereo 3
			X	Х	0	1	1	Mute Input
i			X	Х	1	0	. 0	Mono
			X	X	1	0	1	Not Allowed
			Х	X	1	1	0	Not Allowed
			Х	Χ	1	1	1	Not Allowed

X = don't care

For example to set the stereo 2 channel the 8 bit string must be: 0 1 0 0 0 0 0 1

BASS AND TREBLE - Control Range of \pm 15 dB (boost and cut) Steps of 2.5 dB

0	1	1	0	C3	C2 C2	C1	C0	Bass Treble
				0	0	0	0	- 15
				Ō	Ō	Ö	1	- 15
				ō	0	1	0	- 12.5
				0	0	1	1	– 10
				0	1	0	0	– 7.5
				0	1	0	1	- 5
				0	1	1	0	- 2.5
				0	1	1	1	- 0
				1	1	1	1	+ 0
				1	1	1	Ó	+ 2.5
				1	1	0	1	+ 5
				1	1	0	0	+ 7.5
				1	0	1	1	+ 10
				1	0	1	0	+ 12.5
				1	0	0	1	+ 15
				1	0	0	0	+ 15

C3 = Sign

For example Bass at -12.5dB is obtained by the following 8 bit string: 0 1 1 0 0 0 1 0

Purchase of I^2C Components of SGS-THOMSON Microelectronics, conveys a license under the Philips I^2C Patent Rights to use these components in an I^2C system, provided that the system conforms to the I^2C Standard Specifications as defined by Philips.






DIGITAL CONTROLLED STEREO AUDIO PROCESSOR

ADVANCE DATA

- CONTROL IS ACCOMPLISHED BY MICRO-WIRE/SPI - COMPATIBLE SERIAL BUS IN-TERFACE
- INPUT AND OUTPUT PINS FOR EXTERNAL EQUALIZER
- THREE STEREO INPUT SOURCE SELEC-TION PLUS MONO INPUT
- TREBLE, BASS, VOLUME AND BALANCE CONTROL
- FOUR INDEPENDENT SPEAKER CONTROL (FRONT/REAR)
- SINGLE SUPPLY OPERATION
- VERY LOW NOISE AND VERY LOW DIS-TORTION
- POP FREE SWITCHING

DESCRIPTION

The TDA7306 is a volume, tone (bass and treble),




balance (left/right) and fader (front/rear) processor for high quality audio applications in car radio and Hi-Fi systems.

The AC signal setting is obtained by resistor networks and analog switches combined with operational amplifiers.


The results are: low noise, low distortion and high dynamic range.

BLOCK DIAGRAM



May 1991

PIN CONNECTION (Top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	14	V
P _{tot}	Total Power Dissipation (T _{amb} = 25°C)	2	W
T _{amb}	Operating Ambient Temperature Range	-40 to +85	°C
T _{stg}	Storage Temperature	-40 to 150	°C

THERMAL DATA

Symbol	Description	Value	Unit
R _{th j-pins}	Thermal Resistance Junction-pins Max	65	°C/W

ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}C$, $V_{S} = 10V$, $R_{L} = 10K\Omega$; $R_{g} = 600\Omega$, f = 1KHz unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
SUPPLY						
Vs	Supply Voltage		6	10	14	٧
Is	Supply Current		15	30	40	mA
SVR	Ripple Rejection	f = 300Hz to 10KHz	50	60		dB
INDUTOEL	FOTORO					

INPUT SELECTORS

Ri	Input Resistance		30	45		ΚΩ
V _I (DC)	Input DC Voltage		3.5	4.3	5	V
V _{IN MAX}	Max. Input Signal	GV = 0dB $d = 0.3%$	1.5	2.0		Vrms
INs	Input Separation	f = 1KHz (2)	90	100		dB
		f = 10KHz (2)	70	80		dB
RL	Output Load Resistance		5			ΚΩ

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
VOLUME C	ONTROLS					
R _{IN}	Input Resistance		10	18	26	ΚΩ
	Control Range			78		dB
G _{max}	Max Gain		8	10	12	dB
	Max Attenuation		48	52.4		dB
	Step Resolution			1.6	2.5	dB
	Attenuator Set Error	G _V = -50 to 10dB			2	dB
	Tracking Error				2	dB
SPEAKER	ATTENUATORS					
	Control Range		38	41	44	dB
	Step Resolution	see Note (3)			<u> </u>	•
	Attenuator Set Error				3	dB
, , , , , , , , , , , , , , , , , , , ,	Tracking Error				2	dB
BASS AND	TREBLE CONTROL (1)					
	Control Range			±15		dB
	Step Resolution			2.5	3.5	dB
AUDIO OU	TPUT					
Vo	Max. Output Voltage	d = 0.3%	1.5	2.2		Vrms
R∟	Output Load Resistance		2			ΚΩ
CL	Output Load Capacitance				1	nF
Ro	Output Resistance			70	150	Ω
Vo(DC)	DC Voltage Level		3	3.8	4.5	V
GENERAL						
e _{NO}	Output Noise	BW = 22Hz G _V = 0dB		6	15	
		to 22KHz Out atten. ≥ 20dE	3	3.5		μν
		G _v = 0dB Curve A		4		.
S/N	Signal to Noise Ratio	All gain = 0dB V_0 = 1Vrms BW = 22Hz to 22KHz		105		dB
d	Distortion	$f = 1KHz; V_0 = 1V; G_v = 0$		0.01	0.1	%
	Frequency Response (-1dB)	G _v = 0 High			20	KHz Hz
Sc	Channnel Separation left/right	f = 1KHz f = 10KHz	90 70	100 80		dB dB
BUS INPU	TS					
V _{IL}	Input LOW Voltage				0.8	V
V _{IH}	Input HIGH Voltage		2.4			V
	Digital Input Current		-5		+5	μА

Notes:

 ⁽¹⁾ Bass and Treble response see attached diagram. The center frequency and quality of the resonance behaviour can be choosen by the external circuitry. A standard first order bass response can be realized by a standard feedback network.
 (2) The selected input is grounded thru the 2.2μF capacitor.
 (3) See speaker attenuators table on "Software specification".

Figure 1: Application Circuit




Figure 2: P.C. Board and Components Layout of the Fig.1 (1:1 scale)




Figure 3: Total Output Noise vs. Volume Setting




Figure 5: Distortion + Noise vs. Frequency




Figure 7: Distortion vs. Load Resistance




Figure 4: Signal to Noise Ratio vs. Volume Setting




Figure 6: Distortion vs. Output Voltage




Figure 8: Channel Separation (L1 - R1) vs. Frequency




Figure 9: Input Separation (L1 - L2) vs. Frequency




Figure 10: Supply Voltage Rejection vs. Frequency





Figure 11: Quiescent Current vs. Temperature




APPLICATION INFORMATION

Volume Control Concept

Traditional electronic volume control circuits use a multiplier technique with all the disadvantages of high noise and distortion.

The used concept, as shown in Fig. 12 with digital switched resistor dividers, provides extremely low noise and distortion. The multiplexing of the resistive dividers is realized with a multiple-input operational amplifier.


Figure 12: Volume Control



Bass and Treble Control

The principle operation of the bass control is shown in Fig. 13. The external filter together with the internal buffer allows a flexible filter design according to the different requirements in car radios. The function of the treble is similar to the bass. A typical curve is shown in Fig.14.

Figure 13: Bass Control



APPLICATION INFORMATION (continued)

Outputs

A special class-A output amplifier with a modu-

lated sink current provides low distortion and ground compatibility with low current consumption.







Figure 15: Complete Car-Radio System using Digital Controlled Audio Processor



APPLICATION INFORMATION (continued)

SERIAL BUS INTERFACE

The serial bus interface is compatible to MICRO-WIRE and SPI bus systems.


During the LOW state of the chip enable signal (CE) the data on pin DA are clocked into the shift register at the LOW to HIGH transition of the clock signal CL.

At the LOW to HIGH transition of the CE signal the content of the internal shift register is stored into the addressed latches.

The transmission is separated into bytes with 8 bit according to the data specification of the audioprocessor. After every byte a positive slope of the CE signal has to be generated in order to store the data byte.

A special clock counter enables the latch of the data byte only, if exactly 8 clocks were present during the LOW state of the CE signal. This results in a high immunity against spikes on the clock line and avoids a storage of wrong databytes.

Figure 16: BUS Timing



Nr.	Parameter	Min.	Max.	Units
	Clock Frequency		250	KHz
11	CE Lead time	4		μs
2	Clock High Time	2		μs
3	Clock Low Time	2		μs
4	Data Hold Time	1.8		μs
5	Data Setup Time	1.8		μs
6	Clock Setup Time	0		μs
7	CE lagtime	0		μs
8	Clock Hold Time	6		μs
9	CE High TIme	6		μs

SOFTWARE SPECIFICATION DATA BYTES

MSI	MSB						.SB	Function			
0	0	B2	B1	B0	A2	Α1	A0	Volume Control			
1	0	0	B1	B0	A2	Α1	A0	Speaker ATT LF			
1	0	1	В1	B0	A2	Α1	A0	Speaker ATT RF			
1	1	0	B1	B0	Α2	Α1	A 0	Speaker ATT LR			
1	1	1	В1	B0	Α2	Α1	Α0	Speaker ATT RR			
0	1	0	Χ	Χ	S2	S1	S0	Audio switch			
0	1	1	0	C3	C2	C1	C0	Bass control			
0	1_	1	1	C3	C2	C1	C0	Treble control			

STATUS AFTER POWER-ON-RESET

Volume	- 68 dB
Speaker	- 38 dB
Audio Switch	Mono
Bass	+ 2.5 dB
Treble	+ 2.5 dB

X = don't care Ax = 2dB steps Bx = 10dB steps Cx = 2.5dB steps

VOLUME

MSB							LSB	
0	0	B2	B1	B0	A 2	A1	A0	Volume 2dB Steps
					0	0	0	0
					0	0	1	-1.6
					0	1	0	-3.2
					0	1	1	-4.8
					1	0	0	-6.4
ì					1	0	1	Not allowed
					1	1	0	Not allowed
					1	1	1	Not allowed
0	0	B2	B1	B0				Volume 10dB Steps
		0	0	0				+10
1		0	0	1				+2
		0	1	0				-8
		0	1	1				-16
		1	0	0				-24
		1	0	1				-32
		1	1	0				-40
		1	1	1				-48

For example if you want setting the volume at -25.6dB the 8 bit string is: $0\ 0\ 1\ 0\ 0\ 0\ 1$

SPEAKER ATTENUATORS

MSB							LSB	
1 1 1	0 0 1 1	0 1 0 1	B1 B1 B1 B1	B0 B0 B0 B0	A2 A2 A2 A2	A1 A1 A1 A1	A0 A0 A0 A0	Speaker LF Speaker RF Speaker LR Speaker RR
					0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	0 -1 -2 -4 -5 Not allowed Not allowed Not allowed
			0 0 1 1	0 1 0 1		-		0 -6 -18 -36

For example attenuation of 20dB on speaker RF is given by: 1 0 1 1 0 0 1 0

SOFTWARE SPECIFICATION (continued)

AUDIO SWITCH - Select the input Channel to Activate

MSB							LSB	
0	1	0	Х	Х	S2	S1	S0	Audio Switch
			Х	Х	0	0	0	Stereo 1
			X	Х	0	0	1	Stereo 2
			X	Χ	0	1	0	Stereo 3
			X	Х	0	1	1	Mute Input
			X	Х	1	0	0	Mono '
			X	Х	1	0	1	Not Allowed
			X	Х	1	1	0	Not Allowed
			X	Х	1	1	1	Not Allowed

X = don't care

For example to set the stereo 2 channel the 8 bit string must be: 0 1 0 0 0 0 0 1

BASS AND TREBLE - Control Range of \pm 15 dB (boost and cut) Steps of 2.5 dB

0	1	1	0	C3	C2 C2	C1 C1	C0	Bass Treble
				0	0	0	0	- 15
				0	Ö	Ö	1	- 15
				Ō	Ō	1	Ó	– 12.5
				o	0	1	1	- 10
				0	1	0	0	– 7.5
				0	1	0	1	– 5
				0	1	1	0	– 2.5
				0	1	1	1	- 0
				1	1	1	1	+ 0
				1	1	1	0	+ 2.5
				1	1	0	1	+ 5
				1	1	0	0	+ 7.5
				1	0	1	1	+ 10
				1	0	1	0	+ 12.5
				1	0	0	1	+ 15
				1	0	0	0	+ 15

C3 = Sian

For example Bass at -12.5dB is obtained by the following 8 bit string: 0 1 1 0 0 0 1 0

Purchase of I2C Components of SGS-THOMSON Microelectronics, conveys a licence under the Philips I^2C Patent Rights to use these components in an I^2C system, provided that the system conforms to the I^2C Standard Specifications as defined by Philips.










DIGITAL CONTROLLED STEREO AUDIO PROCESSOR

ADVANCE DATA

- INPUT MULTIPLEXER:
 - 4 STEREO INPUTS
 - SELECTABLE INPUT GAIN FOR OPTIMAL ADAPTION TO DIFFERENT SOURCES
- INPUT AND OUTPUT FOR EXTERNAL EQUALIZER OR NOISE REDUCTION SYS-TEM
- VOLUME CONTROL IN 1.25dB STEPS
- TREBLE AND BASS CONTROL
- FOUR SPEAKER ATTENUATORS:
 - 4 INDEPENDENT SPEAKERS CONTROL IN 1.25dB STEPS FOR BALANCE AND FADER FACILITIES
 - INDEPENDENT MUTE FUNCTION
- ALL FUNCTIONS PROGRAMMABLE VIA SE-RIAL I²C BUS

DESCRIPTION


The TDA7318 is a volume, tone (bass and treble) balance (Left/Right) and fader (front/rear) processor for quality audio applications in car radio and Hi-Fi systems.



Selectable input gain is provided. Control is accomplished by serial I²C bus microprocessor interface. The AC signal setting is obtained by resistor networks and switches combined with operational amplifiers.


Thanks to the used BIPOLAR/CMOS Tecnology, Low Distortion, Low Noise and Low DC stepping are obtained.

PIN CONNECTION (Top view)



May 199

TEST CIRCUIT



THERMAL DATA

Symbol	Description		SO28	DIP28	Unit
R _{th j-pins}	Thermal Resistance Junction-pins	max	85	65	°C/W

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Operating Supply Voltage	10.2	V
T _{amb}	Operating Ambient Temperature	-40 to 85	°C
T _{stg}	Storage Temperature Range	-55 to +150	°C

QUICK REFERENCE DATA

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vs	Supply Voltage	6	9	10	V
V _{CL}	Max. input signal handling	2			Vrms
THD	Total Harmonic Distortion V = 1Vrms f = 1KHz		0.01	0.1	%
S/N	Signal to Noise Ratio		106		dB
Sc	Channel Separation f = 1KHz		103		dB
	Volume Control 1.25dB step	-78.75		0	dB
	Bass and Treble Control 2db step	-14		+14	dB
	Fader and Balance Control 1.25dB step	-38.75		0	dB
	Input Gain 6.25dB step	0		18.75	dB
	Mute Attenuation		100		dB

ELECTRICAL CHARACTERISTICS (refer to the test circuit $T_{amb}=25^{\circ}C$, $V_{S}=9V$, $R_{L}=10K\Omega$, $R_{G}=600\Omega$, all controls flat (G=0), f=1KHz unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
UPPLY						
Vs	Supply Voltage		6	9	10	V
Is	Supply Current		4	8	11	mA
SVR	Ripple Rejection		60	85		dB
NPUT SEL	ECTORS					
R _{II}	Input Resistance	Input 1, 2, 3, 4	35	50	70	ΚΩ
V _{CL}	Clipping Level		2	2.5		Vrm
S _{IN}	Input Separation (2)		80	100		dB
RL	Output Load resistance	pin 7, 17	2			KΩ
G _{INmin}	Min. Input Gain		-1	0	1	dB
G _{INmax}	Max. Input Gain		17	18.75	20	dB
GSTEP	Step Resolution		5	6.25	7.5	dB
eiN	Input Noise	G = 18.75dB		2		μV
V _{DC}	DC Steps	adjacent gain steps		4	20	m۱
	·	G = 18.75 to Mute		4		m\
OLUME C	ONTROL					
R _{IV}	Input Resistance	100000000000000000000000000000000000000	20	33	50	kΩ
Crange	Control Range		70	75	80	dE
Avmin	Min. Attenuation		-1	0	1	dE
A _{VMAX}	Max. Attenuation		70	75	80	dE
ASTEP	Step Resolution		0.5	1.25	1.75	dE
EA	Attenuation Set Error	Av = 0 to -20dB Av = -20 to -60dB	-1.25 -3	0	1.25 2	dE dE
Ετ	Tracking Error	AV = -20 to -000B	+		2	dE
V _{DC}	DC Steps	adjacent attenuation steps		0 0.5	3 7.5	m\ m\
DEAKER A	ATTENUATORS	From 0dB to Av max		0.5_	7.0	
	1			07.5	40	dE
Crange	Control Range		35	37.5	1.75	dE
S _{STEP}	Step Resolution		0.5	1.25	1.75	dE
EA	Attenuation set error			100	1.5	dE
A _{MUTE}	Output Mute Attenuation		80	100		m\
V_{DC}	DC Steps	adjacent att. steps from 0 to mute		0	3 10	m\
BASS CON	TROL (1)					
Gb	Control Range	Max. Boost/cut	±12	±14	<u>+</u> 16	dE
B _{STEP}	Step Resolution		1	2	3	dE
R _B	Internal Feedback Resistance		34	44	58	KΩ
······	ONTROL (1)					
Gt	Control Range	Max. Boost/cut	<u>±</u> 13	' <u>+</u> 14	<u>+</u> 15	dE
T _{STEP}	Step Resolution		1	2	3	dE

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Condition	Min.	Тур.	Мах.	Unit
AUDIO OUTPU	TS .					

Voca	Clipping Level	d = 0.3%	2	2.5		Vrms
RL	Output Load Resistance		2			KΩ
CL	Output Load Capacitance				10	nF
Rout	Output resistance		30	75	120	Ω
VOLIT	DC Voltage Level		4.2	4.5	4.8	V

GENERAL

e _{NO}	Output Noise	BW = 20-20KHz, flat output muted all gains = 0dB		2.5 5	15	μV μV
		A curve all gains = 0dB		3		μV
S/N	Signal to Noise Ratio	all gains = 0dB; V _O = 1Vrms		106		dB
d	Distortion	$A_V = 0, V_{IN} = 1 Vrms$ $A_V = -20 dB V_{IN} = 1 Vrms$ $V_{IN} = 0.3 Vrms$		0.01 0.09 0.04	0.1 0.3	% % %
Sc	Channel Separation left/right		80	103		dB
	Total Tracking error	A _V = 0 to -20dB -20 to -60 dB		0	1 2	dB dB

BUS INPUTS

V _{IL}	Input Low Voltage			1	٧
. V _{IH}	Input High Voltage		3		V
. I _{IN}	Input Current		-5	+5	μΑ
Vo	Output Voltage SDA Acknow- ledge	l _O = 1.6mA		0.4	V

Notes:

(2) The selected input is grounded thru the 2.2µF capacitor.

Figure 1: Noise vs. Volume/Gain Settings





Figure 2: Signal to Noise Ratio vs. Volume Setting



⁽¹⁾ Bass and Treble response see attached diagram (fig.19). The center frequency and quality of the resonance behaviour can be choosen by the external circuitry. A standard first order bass response can be realized by a standard feedback network

Figure 3: Distortion & Noise vs. Frequency




Figure 5: Distortion vs. Load Resistance




Figure 7: Input Separation (L1 \rightarrow L2, L3, L4) vs. Frequency




Figure 4: Distortion & Noise vs. Frequency




Figure 6: Channel Separation (L \rightarrow R) vs. Frequency




Figure 8: Supply Voltage Rejection vs. Frequency




Figure 9: Output Clipping Level vs. Supply Voltage




Figure 11: Supply Current vs. Temperature




Figure 13: Typical Tone Response (with the ext. components indicated in the test circuit)




Figure 10: Quiescent Current vs. Supply Voltage





Figure 12: Bass Resistance vs. Temperature



1²C BUS INTERFACE

Data transmission from microprocessor to the TDA7318 and viceversa takes place thru the 2 wires I²C BUS interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected).

Data Validity

As shown in fig. 14, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.

Start and Stop Conditions

As shown in fig.15 a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.

Byte Format

Every byte transferred on the SDA line must contain 8 bits. Each byte must be followed by an ac-

knowledge bit. The MSB is transferred first.

Acknowledge

The master (μP) puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see fig. 16). The peripheral (audioprocessor) that acknowledges has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse.

The audioprocessor which has been addressed has to generate an acknowledge after the reception of each byte, otherwise the SDA line remains at the HIGH level during the ninth clock pulse time. In this case the master transmitter can generate the STOP information in order to abort the transfer.

Transmission without Acknowledge

Avoiding to detect the acknowledge of the audioprocessor, the μP can use a simplier transmission: simply it waits one clock without checking the slave acknowledging, and sends the new data.

This approach of course is less protected from misworking and decreases the noise immunity.

Figure 14: Data Validity on the I²CBUS




Figure 15: Timing Diagram of I²CBUS





Figure 16: Acknowledge on the I²CBUS



8/11

SOFTWARE SPECIFICATION

Interface Protocol

The interface protocol comprises:

- A start condition (s)
- A chip address byte, containing the TDA7318

address (the 8th bit of the byte must be 0). The TDA7318 must always acknowledge at the end of each transmitted byte.

- A sequence of data (N-bytes + acknowledge)
- A stop condition (P)

TDA7318 ADDRES	SS				
		`			
MSB first byte	LSB MSB		LSB MSB		LSB
S 1 0 0 0 1 0	0 0 ACK	DATA	AOK	DATA	ACK P

Data Transferred (N-bytes + Acknowledge)

ACK = Acknowledge

S = StartP = Stop

MAX CLOCK SPEED 100kbits/s

SOFTWARE SPECIFICATION

Chip address

1	0	0	n	1	n	0	0
MSB	,		Ü			Ü	LSB

DATA BYTES

MSB							LSB	FUNCTION
0	0	B2	B1	B0	A2	A1	Α0	Volume control
1	1	0	B1	B0	A2	A1	A 0	Speaker ATT LR
1	1	1	B1	B0	A2	A1	A0	Speaker ATT RR
1	0	0	B1	B0	A2	A1	A0	Speaker ATT LF
1	0	1	B1	B0	A2	A1	A0	Speaker ATT RF
0	1	0	G1	G0	S2	S1	S0	Audio switch
0	1	1	0	C3	C2	C1	C0	Bass control
0	1	1	1	C3	C2	C1	C0	Treble control

Ax = 1.25dB steps; Bx = 10dB steps; Cx = 2dB steps; Gx = 6.25dB steps

SOFTWARE SPECIFICATION (continued)

DATA BYTES (detailed description)

Volume

MSB							LSB	FUNCTION
0	0	B2	B1	В0	A 2	A1	A 0	Volume 1.25dB steps
					0 0 0 0 1 1 1	0 0 1 1 0 0	0 1 0 1 0 1 0	0 -1.25 -2.5 -3.75 -5 -6.25 -7.5 -8.75
0	0	B2	B1	B0	A2	A1	A0	Volume 10dB steps
		0 0 0 1 1 1	0 0 1 1 0 0	0 1 0 1 0 1				0 -10 -20 -30 -40 -50 -60 -70

For example a volume of -45dB is given by:

00100100

Speaker Attenuators

MSB							LSB	FUNCTION
1 1 1 1	0 0 1 1	0 1 0 1	B1 B1 B1 B1	B0 B0 B0 B0	A2 A2 A2 A2	A1 A1 A1 A1	A0 A0 A0 A0	Speaker LF Speaker RF Speaker LR Speaker RR
					0 0 0 0 1 1 1	0 0 1 1 0 0	0 1 0 1 0 1 0	0 -1.25 -2.5 -3.75 -5 -6.25 -7.5 -8.75
			0 0 1 1	0 1 0 1				0 -10 -20 -30
			. 1	1	1	1	1	Mute

For example attenuation of 25dB on speaker RF is given by:

10110100

Audio Switch

MSB							LSB	FUNCTION
0	1	0	G1	G0	S2	S1	S0	Audio Switch
					0 0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0 1	Stereo 1 Stereo 2 Stereo 3 Stereo 4 Not allowed Not allowed Not allowed
			0 0 1 1	0 1 0 1	1	1	1	Not allowed +18.75dB +12.5dB +6.25dB 0dB

For example to select the stereo 2 input with a gain of +12.5dB the 8bit string is:

01001001

Bass and Treble

0	1	1 1	0	C3 C3	C2 C2	C1 C1	C0 C0	Bass Treble
				0	0	0	0	-14
				0	0	. 0	1	-12
				0	0	1	0	-10
				0	0	1	1	-8
				0	1	0	0	-6
J				0	1	0	1	-4
				0	1	1	0	-2
				0	1.	1	1	0
				1	1	1 .	1	0
1				1	1	1	0	2
				1	1	0	1	4
				1	1	0	0	6
]				1	0	1	1	8
)				1	0	1	0	10
				1	0	0	1	12
				1	0	0	0	14

C3 = Sign

For example Bass at -10dB is obtained by the following 8 bit string: 0 1 1 0 0 0 1 0

Purchase of I2C Components of SGS-THOMSON Microelectronics, conveys a licence under the Philips I^2C Patent Rights to use these components in an I^2C system, provided that the system conforms to the I^2C Standard Specifications as defined by Philips.










AM-FM RADIO FREQUENCY SYNTHESIZER

ADVANCE DATA


- FM INPUT AND PRECOUNTER FOR UP TO 160MHz
- AM INPUT FOR UP TO 32MHz
- 6-BIT SWALLOW COUNTER, 8-BIT PRO-GRAMMABLE COUNTER FOR FM AND SW
- 14-BIT PROGRAMMABLE COUNTER FOR LW AND MW
- ASYNCHRONOUS 8-BIT SERIAL INTERFACE
- ON-CHIP REFERENCE OSCILLATOR AND COUNTER
- PROGRAMMABLE SCANNING STEPS FOR AM AND FM
- DIGITAL PHASE DETECTOR
- ON-CHIP LOOP FILTER
- TWO SEPARATE FREE PROGRAMMABLE FILTER APPLICATIONS AVAILABLE
- TUNING VOLTAGE OUTPUT 0.5 TO 9V
- PROGRAMMABLE CURRENT SOURCES TO SET THE LOOP GAIN
- ON-CHIP POWER ON RESET
- STANDBY MODE
- SWITCH OUTPUT

DESCRIPTION

The TDA7326 is a PLL frequency synthesizer in CMOS technology that performs all the function of a PLL radio tuning system for FM and AM (LW, MW, SW).




PIN CONNECTIONS



PIN FUNCTIONS

Number	Name	Function
1	V _{DD2}	Positive Power Supply for Loop Filter (9V)
2	I _{SET}	Current Adjust for the Charge Pump
3	V _{REF}	Reference Voltage for Comparator
4	CLK	Bus Interface
5	DATA	Bus Interface
6	DLEN	Bus Interface
7	OSCIN	Oscillator Input
8	OSCOUT	Oscillator Output
9	TST/OUT	Port Output and Test Input Output
10	V _{DD1}	Positive Power Supply for Logic (5V)
11	FM-IN	FM Oscillator Input
12	AM-IN	AM Oscillator Input
13	GND	Negative Power Supply
14	LPOUT	Loop Filter Output
15	LPIN1	Loop Filter Input 1
16	LPIN2	Loop Filter Input 2

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DD1} - V _{SS}	Supply Voltage	- 0.3 to + 7	V
V _{DD2} - V _{SS}	Supply Voltage	- 0.3 to + 12	V
V _{IN}	Input Voltage	V _{SS} - 0.3 to V _{DD} + 0.3	V
V _{OUT}	Output Voltage	V _{SS} - 0.3 to V _{DD} + 0.3	V
I _{IN}	Input Current	- 10 to + 10	mA
lout	Output Current	- 10 to + 10	mA
PD	Power Dissipation	150	mW
T _{stg}	Storage Temperature	- 55 to + 125	°C
TA	Ambient Temperature	-40 to + 85	°C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{DD1}	Supply Voltage		4.5	5	5.5	V
V _{DD2}	Supply Volatge				10	V
I _{DD1}	Supply Current	fosc = 4MHz no output load FM = 100MHz		15	20	mA
		fosc = 4MHz no output load		6	10	mA
		Standby mode			1	μΑ
I _{DD2}	Supply Current	R _{ISET} = 22kΩ		2	3	mA
RF INPUT	S					
f _{i AM}	Input Frequency AM	Sinus	0.5		32	MHz
fi FM	Input Frequency FM	Sínus	30		160	MHz
V _{i AM}	Input Voltage AM	0.6 to 16MHz (Sinus)	20		600	mV _{RM}
V _{i FM}	Input Voltage FM	70 to 120MHz (Sinus)	30		600	mV _{RM}
Z _{IN}	Input Impedance AM	f _{IN} = 12MHz		1400		Ω
Z _{IN}	Input Impedance FM	f _{IN} = 120MHz		200		Ω
SCILLAT	OR					
fosc	Oscillation Frequency			4		MHz
t _{bu}	Built up Time	Euro-quartz ITT			100	ms
CIN	Internal Capacity			9		pF
Cout	Internal Capacity			9		pF
Z _{IN}	Input Impedance	fosc = 4MHz		4		kΩ
OWER O	N RESET					
trise	Supply Rise Time	10% to 90%	0.01			ms
V _{ton}	Trigger Level On		1.4	0.9		٧
V _{toff}	Trigger Level Off				3.5	V

ELECTRICAL CHARACTERISTICS (continued)

 $T_A = 25^{\circ}C$, $V_{DD1} - V_{SS} = 5V$, $V_{DD2} - V_{SS} = 9V$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
PLL CHARA	CTERISTICS					
f _{STEP}	Step Width AM	fosc = 4MHz		1/2.5		kHz
fSTEP	Step Width FM	f _{OSC} = 4MHz		12.5/25		kHz
f _{REF}	Reference Frequency AM	f _{OSC} = 4MHz		1/2.5		kHz
f _{REF}	Reference Frequency FM	fosc = 4MHz		12.5/25		kHz
BUS INTERF	ACE INPUT					
- I _{IL}	Input Leakage Current	V _{IN} = V _{SS}	- 10		+ 10	μΑ
I _{IH}	Input Leakage Current	$V_{IN} = V_{DD}$	- 10		+ 10	μА
V _{IH}	High Input Voltage	Leading edge	3.4			٧
VIL	Low Input Voltage	Trailing edge			1.6	٧
TRANSFER Waiting Time	TIME (see Figure 4)					
t ₁	CLK to DLEN		0.2			μs
t ₃	DATA to CLK		0.1			μs
t ₅	DATA to CLK		0.4			μs
Data Repetiti	ion Time					
t _r			0.1			ms
Setup Time						
t ₂	DLEN to CLK		1			μs
Hold Time						
t ₄	CLK to DATA		0			μs
t ₆	CLK to DLEN		0.4			μs
t _{PH} = t _{PL}	Pulse Width CLK		1			μs
LOOP FILTE	R INPUT					
- I _{IN}	Input Leakage Current	V _{IN} = V _{SS} , P _{DOUT} = tristate	- 0.1		+ 0.1	μА
I _{IN}	Input Leakage Current	V _{IN} = V _{DD} , P _{DOUT} = tristate	- 0.1		+ 0.1	μА
LOOP FILTE	R OUTPUT					
Vo	Output Voltage	$I = 0.2mA$, $V_{DD2} = 10V$	0.5		9	V

GENERAL DESCRIPTION

This circuit contains a frequency synthesizer and a loop filter for an FM and AM radio tuning system. Only a V_{CO} is required to build a complete PLL system.

A small signal of the AM and FM $\mbox{\ensuremath{V_{\text{CO}}}}$ can be accepted by the circuit.

For FM and SW application, the counter works in a two stages configuration.

The first stage is a swallow counter with a four modulus (:32/33/64/65) precounter.

The second stage is an 8-bit programmable counter.

For LW and MW application, a 14-bit programmable counter is available.

The circuit receives the scalling factors for the

programmable counters and the values of the reference frequencies via a three line serial bus interface.

The reference frequency is generated by a 4MHz XTAL oscillator followed by the reference divider.

The reference- and step-frequency is 1 or 2.5kHz for AM.

For FM mode a step frequency of 12.5 and 25kHz can be selected.

The circuit checks the format of the received data words

Valid data in the interface shift register are stored automatically in buffer registers at the end of transmission.

GENERAL DESCRIPTION (continued)

The output signals of the phase detector switch the programmable current sources.

Their currents are integrated in the loop filter to a DC voltage.

The values of the current sources are programmable by two bits also received via the serial bus.


The loop filter amplifier is supplied by a separate positive power supply, to minimize the noise induced by the digital part of the system.

The loop gain can be set for different conditions.

After a power on reset, all registers are reset to zero and the standby mode is activated.

In standby mode, oscillator, reference counter, AM

Figure 1a



91DSTDA7326-03A

2. Register Organisation

2.1. REGISTER LOCATION

The data registers (bit2...bit7) for the control register and the data registers PC0...PC7, SW0...SW5 for the counters are organized in four words, identified by two address bits (bit0 and bit1), bit0 is the input and FM input are stopped. The power consumption is reduced to a minimum.

DETAILED DESCRIPTION OF THE PLL FRE-QUENCY SYNTHESIZER


1. Input Amplifiers

Signals applied on AM and FM input are amplified to get logic level in order to drive the frequency dividers.

Typical input impedance : for FM input is 200Ω and AM input is $1.5k\Omega$.

Input sensitivity (see Figures 1a and 1b).

Figure 1b



91DSTDA7326-03B

first bit to be send by the controller, bit7 is the last one. The order and the number of the bytes to be transmitted is free selectable. The modification of the PC0...PC7 registers is valid for the internal counters only after transmission of bite4 (SW0...SW5).

byte	MSB - bit 0	bit 1	bit 2	bit 3	bit 4	bit 5	bit 6	LSB - bit 7
	adr 0	adr 1	data 0	data 1	data 2	data 3	data 4	data 5
byte 1	0	0	test 0	test 1	test 2	SOUT	CURR2	f _{REF}
byte 2	0	1	PC7	PC6	LPF1/2	CURR1	SWM/DIR	AM/FM
byte 3	1	0	PC5	PC4	PC3	PC2	PC1	PC0
byte 4	1	1	SW5	SW4	SW3	SW2	SW1	SW0

2.2 CONTROL AND STATUS REGISTERS

Register Name	Function	Location (byte - bit)
SWM/DIR	Swallow-, direct-mode switch	2 - 6
AM/FM	AM-, FM-band switch	2 -7
f _{REF}	Selection of reference frequency	1 - 7
CURR1	Current select of charge pump	2 - 5
CURR2	Current select of charge pump	1 - 6
LPF1/LPF2	Loop filter input select	2 - 4
SOUT	Switch output condition	1 - 5

3. Divider from V_{CO} Frequency to Reference Frequency

This divide provides a low frequency f_{SYN} which is phase compared with the reference frequency f_{REF}. 3.1 OPERATING MODE


Four operating modes are available: FM mode, AM swallow mode, AM direct mode, standby mode.

They are user programmable with the SWR/DIR and AM/FM registers.

Standby mode: all functions are stopped. This allows low current consumption without lost of information in all registers.

3.2 FM AND AM (SW) OPERATION (SWALLOW MODE)

Figure 2



The FM or AM signal is applied to a four modulus: 32/33/64/65 high speed prescaler, which is controlled by a 6 bit divider 'A'. This divider is controlled by the 6 bit SC register. In parallel the output of the prescaler is connected to a 8 bit divider 'B'. This divider is controlled by the 8 bit PC register. For FM mode with 25kHz reference frequency operation, the divider A is a 5 bit divider. The high speed prescaler is working in: 32/33 dividing mode. Bit 6 of the SC register has to kept to "0".

Dividing range calculation:

For FM mode with 12.5kHz reference frequency and SW swallow mode operation:

$$f_{VCO} = [~65 \cdot A_1 + (B_1 + 1 \cdot A_1) \cdot 64~]$$
 . f_{REF} or

$$f_{VCO} = (64 \cdot B_1 + A_1 + 64) \cdot f_{REF}$$

Important: For correct operation $B \ge 64$ and $B \ge A$.

At FM mode with 25kHz reference frequency:

$$f_{VCO} = \; \left[\; 33 \cdot A_2 + (B_2 + 1 - A_2) \cdot 32 \;\right] \cdot f_{REF}$$

$$f_{VCO} = (32 \cdot B_2 + A_2 + 32) \cdot f_{REF}$$

Important: For correct operation $B \ge 32$ and $B \ge A$.

A and B are variable values of the dividers.

To keep the actual tuning frequency after a modification of the reference frequency, the values of the dividers have to be modified in the following way.

Switching from 25kHz to 12.5kHz reference frequency : $B_1 = B_2$, $A_1 = A_2 \cdot 2$


Switching from 12.5kHz to 25kHz reference frequency:

$$B_2 = B_1$$
, $A_2 = \frac{A_1}{2}$ and $A_2 = \frac{(A_1 + 1)}{2}$

for odd valuesA1.

3.3 AM DIRECT MODE OPERATION FOR SW, MW AND LW

Figure 3



The AM signal is directly applied to the 14 bit static divider 'C'. This divider is controlled by both SC and PC registers.

Dividing range: $f_{VCO} = (C + 1) \cdot f_{REF}$

4. Reference Frequency Generator


The crystal oscillator clock is divided by the reference frequency divider to provide the reference frequency to the phase comparator. Reference frequency divider range is selectable by the programming bit 'f_{REF}'. Available reference frequency are shown in following table.

AM/FM	f _{REF}	f _{REF} (kHz)
0	0	12.5
0	1	25
1	0	1
1	1	2.5

5. Three State Phase Comparator

The phase comparator generates a phase error signal according to phase difference between fsyn and fREF. This phase error signal drives the charge pump current generator.

Figure 4



6. Charge Pump Current Generator

This system generators signed pulses of current. Duration and polarity of those pulses are determined by the phase error signal. The current absolute values are programmable by 'CURR1' and 'CURR2' register and controlled by an external resistor R_{ISET} connected to Pin 2 and GND. Available current values are shown on following table.

RISET	r (k Ω)	10 22		47	
Curr1	Curr2	I _{CHARGE} (μ A)			
0	0		1		
0	1		40		
1	0		100		
1	1		60		

7. Low Noise MOS Op-Amp

A low noise Op-Amp is available on chip. The positive input of this Op-Amp is connected to an internal voltage divider and to Pin 3 'V_{REF}'. The negative input is connected to the charge pump output.

Figure 5: Bus Timing

In cooperation with this internal amplifier and external components, a active filter can be provided. To increase the flexibility in application the negative input can be switched to two input pins (Pins 15 and 16). This switch is controlled by 'LPF' register with 'LPF' low Pin 15 is active and 'LPF' high Pin 16 is active. This feature allows two separate active filters with different performance.

8. Switch Output

At Pin 9 'TST/SOUT' a digital n-channel open drain output is available in application. This output is controlled by the 'SOUT' -register.

9. C-Bus Interface

This interface allows communication between the PLL device and μp systems. A bus control system check the format of transmission, only eight bit word transmission is allowed. Four registers with 6 bit are user programmable. The selection of this four registers is controlled by two address bits.




Figure 6: Bit Organisation of Bus Transfer

Loading registers for all bytes of the programmable counters and all control registers LPF1 SWM AM РС3 PC2 PC1 PC7 PC6 PC5 PC4 PC1 0 1 0 /LPF2 /DIR /FM SW5 SOUT CURR2 | f REF 0 SW4 0 SW3 SW2 SW₁ SW0 0 0 0 (0) *Loading registers for all bytes of the programmable counters and all control registers LPF2 SWM AM PC7 PC6 PC5 PC4 PC3 PC2 PC1 PC1 ٥ CURR1 /LPF1 /DIR /FM SW5 SW4 SW3 SW2 SW₁ SW0 (0) * Loading registers for 11 or 12 bits of the programmable counters SW5 PC5 PC4 PC3 PC2 PC1 PC0 SW4 SW3 SW2 SW1 SW0 (0) *Loading registers for 5 or 6 bits of the programmable counters SW5 SW4 SW3 SW2 SW1 SW0 (0) * Setting control register for loop filter select, charge pump current, mode select LPF2 SWM AM Х CURR1 0 Х 1 /LPF1 /DIR /FM Setting control register for switch output Pin 9, charge pump current bit2, reference frequency select SOUT CURR2 f REF 0 0 0 Test mode initialization TST0 TST1 TST2 SOUT CURR2 | fREF 0 0 * This bit has to be '0' for f $_{REF}$ = '1' (f $_{REF}$ = 25kHz in FM mode) 91DSTDA7326-08

Figure 7: Bit Organisation of Bus Transfer (continued)

0	1	0	1	1	1	1	0	1	0	1	1	1	0	1	0	
>	1	1	0	0	1	0	0	0	0	0	0	0	0	1	0	0
witch f	rom 98.	50MHz t	o 99.00N	ЛНz inpu	it freque	ncy FM	mode									•
1	1	0	0	1	1	0	0									
witch f	rom 100 _j	μA to 1μ.	A charge	pump c	urrent			,								
0	1	0	1	0	0	1	0									
vitch I	Pin 9 'SC	OUT' fror	n '1' to 'C)'				1								
0	0	0	0	0	0	0	0									
vi mod	0 de (MW),	loopfilte	r 2, free	= 1kH:	z, charge	e pump o	current 1	00μΑ								
√l mod	le (MW),	loopfilte	r 2, free	= 1kH:	z, charge	e pump o	current 1	00μA 1	0	0	0	1	0	0	0	
M mod	de (MW),	loopfilte er ratio =	r 2, f REF = 543, in	= 1kH: put frequ	z, charge uency Al	e pump o	current 1 44kHz		0	0	0	1	0	0	0	
M mod	de (MW),	loopfilte er ratio =	r 2, f REF = 543, in	= 1kH: put frequ	z, charge uency Al	e pump o	current 1 44kHz		0	0	0	1 0	0	0	0	0
M moo	de (MW), : 1, divid	loopfilte er ratio = 0	or 2, f REF = 543, in 0	= 1kH. out frequ 0	z, charguency Al	e pump o M IN = 5	current 1 44kHz	1								0
M mod DUT = 0	de (MW), 1, divid 1	loopfilte er ratio = 0	or 2, f REF = 543, in 0	= 1kH. out frequ 0	z, charguency Al	e pump o M IN = 5	current 1 44kHz	1								0
M moc OUT = 0	de (MW), 1, divid	loopfilteer ratio = 0 1 kHz to 8	or 2, f REF = 543, in 0 0 0 00kHz ir	= 1kH: put frequ 1 nput frequ	z, charge lency AN 1 1 uency	e pump of M IN = 5	current 1 44kHz	1	0	0	0	0	0	1	0	0

Figure 8: Application with two Loop Filters





Figure 9: Application with one Loop Filter








SINGLE CHIP RDS DEMODULATOR + FILTER

ADVANCE DATA

- HIGH PERFORMANCE, STABLE 57KHz FIL-TER
- FILTER ADJUSTMENT FREE AND WITHOUT EXTERNAL COMPONENTS
- PURELY DIGITAL RDS DEMODULATION WITHOUT EXTERNAL COMPONENTS
- ARI OUTPUT (SK INDICATION)
- RDS SIGNAL QUALITY OUTPUT
- 4.332MHz CRYSTAL OSCILLATOR (8.664MHz OPTIONAL)
- LOW NOISE MIXED BIPOLAR/CMOS TECH-NOLOGY


DESCRIPTION

The TDA7330 is a RDS (Radio Data System) demodulator. The IC includes a 57KHz switched capacitor input band pass filter, a bit rate clock recovery circuit, DSB demodulator circuit, BI-PHASE PSK decoder, differential decoding circuit, ARI identification and signal quality outputs.



The data and clock output signal (RDDA, RDCL) can be further processed by a suitable μP .

BLOCK DIAGRAM



1/3


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	7	V
Top	Operating Temperature Range	-40 to 85	°C
T _{stg}	Storage Temperature	-40 to 150	°C

THERMAL DATA

Symbol	Description		DIP20	SO20	Unit
R _{th j-case}	Thermal Resistance Junction-case Typ	١.	100	200	°C/W

PIN CONNECTION (Top view)



PIN FUNCTION

Nr.	Name	Description
1	MUXIN	RDS input signal.
2 3	V _{ref}	Reference voltage
3	COMP	Not inverting comparator input (smoothing filter)
4	FIL OUT	Filter Output
5	GND	Ground
4 5 6 7	T1	Testing output pin (not to be used)
7	T3	Testing output pin (not to be used)
8 9	T4	Testing output pin (not to be used)
	OSC OUT	Oscillator output
10	OSC IN	Oscillator Input
11	T57	Testing output pin (not to be used)
12	RDCL	RDS clock output
13	RDDA	RDS data output
14	QUAL	Output for signal quality indication (High = good)
15	ARI	Output for ARI indication (High when RDS + ARI signal is present)
		(High when only ARI is present)
		(Low when only RDS is present)
	ŀ	(indefined when no signal is present)
16	Vcc	Supply Voltage
17	T2	Testing output pin (not to be used)
18	FSEL	Frequency selector pin
19	TM	Test mode pin (open = normal RUN)
		(closed to V _{CC} = Test mode)
20	POR	Reset Input for testing (active high)

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V$, Tamb = $25^{\circ}C$; fosc = 4.332MHz; $V_{IN} = 20$ mVrms unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
SUPPLY						
Vcc	Supply Voltage		4.5	5	5.5	٧
İs	Supply Current			9		mA

FILTER

Fc	Center Frequency		56.5	57	57.5	KHz
BW	3dB Bandwidth		2.5	3	3.5	KHz
G	Gain	f = 57KHz	18	20	22	dB
Α	Attenuation	$\Delta f = \pm 4$ KHz $f = 38$ KHz; $V_i = 500$ mVrms $f = 67$ KHz; $V_i = 250$ mVrms	18 50 35	22 80 50		dB dB dB
ΔPh	Phase non linearity	A (see note1) B (see note1) C (see note1)		0.5 1 2	5 7.5 10	DEG DEG DEG
Ri	Input Impedance		100	160	200	ΚΩ
S/N	Signal to Noise Ratio	V _i = 3mVrms	30	40		dB
Vi	Input Signal	f = 19KHz; T3 ≤ -40dB (see note2) f = 57KHz (RDS + ARI)			1 50	Vrms mVrms
RL	Load Impedance	Pin 4	100			ΚΩ

LIMITER

l				0.4		1 140
l RA	Resistance pin 3-4	1	15	21	28	1 KΩ 1
	riodicalities pints					

OSCILLATOR

Fosc	Oscillator Frequency	F _{SEL} = Open (*) F _{SEL} = Closed to V _{CC} (**)		4.332 8.664		MHz MHz
VCLL	Clock Input level LOW				1	V
VCLH	Clock Input Level HIGH		4			V
	Output Amplitude			5		V_{PP}

CHRISTAL TYPE = EURO QUARTZ

(*) FSEL pin has an internal 40KΩ pull down resistor A 4.332MHz QUARTZ must be used (**) A 8.664MHz QUARTZ must be used.

DEMODULATOR

S _{RDS}	RDS Detection Sensitivity		1			mVrms
SARI	ARI Detection Sensitivity		3			mVrms
T _{lock}	RDS Lockup Time			100		ms
V _{OH}	Output HIGH Voltage	I _L = 0.5mA	4			V
V _{OL}	Output LOW Voltage	I _L = 0.5mA			1	V
f _{RDS}	Data Rate for RDS			1187.5		Hz

Note(1):

The phase non linearity is defined as: $\Delta Ph = |-2 \phi f2 + \phi f1 + \phi f3|$

where ϕ fx is the input-output phase difference at the frequency fx (x = 1,2,3)

Measure	f1 (KHz)	f2 (KHz)	f3 (KHz)	∆Ph max
Α	56.5	57	57.5	<5°
В	56	57	58	<7.5°
C	55.5	57	58.5	<10°

Note(2): The 3th harmonic (57KHz) must be less than -40dB in respect to the input signal plus gain.







RDS FILTER

ADVANCE DATA

- HIGH PERFORMANCE, STABLE 57KHz FIL-TER
- HIGH SELECTIVITY
- FLAT GROUP DELAY
- HIGH PERFORMANCE LIMITER
- VERY FEW EXTERNAL COMPONENTS
- 4.332MHz CLOCK OSCILLATOR (8.664MHz OPTIONAL)


DESCRIPTION

The TDA7332 is an RDS filter, realized in switched capacitor technique.


The 4 biquad stage architecture is working with 4.332MHz clock.

Optionally a 8.664MHz xtal can be used.

The filter has a center frequency of 57KHz and a bandwidth of 3KHz. Input 2nd order antialiasing filter and output smoothing filter are provided.



TEST CIRCUIT



May 1991


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	7	V
Top	Operating Temperature Range	-40 to 85	°C
T _{stg}	Storage Temperature	-40 to 150	°C


THERMAL DATA

Symbol	Description		SO14	Unit
R _{th j-case}	Thermal Resistance Junction-case Typ.	100	200	°C/W

PIN CONNECTION (Top view)



BONDING PAD LOCATIONS (Top view)



2/3

Unit

Мах.

Тур.

Min.

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V$, Tamb = $25^{\circ}C$; fosc = 4.332MHz; $V_{IN} = 20$ mVrms unless otherwise specified)

Test Condition

S	UPPLY	SECTION				
	Vcc	Supply Voltage	4.5	5	5.5	V
Г	ls	Supply Current	6	9	14	mA

FILTER

Symbol

Parameter

Fc	Center Frequency		56.5	57	57. 5	KHz
BW	3dB Bandwidth		2.5	3	3.5	KHz ·
G	Gain	f = 57KHz	18	20	22	dB
А	Attenuation	$\Delta f = \pm 4KHz$ $f = 38KHz$; $V_i = 500mVrms$ $f = 67KHz$; $V_i = 250mVrms$	18 50 35	22 80 50		dB dB dB
ΔPh	Phase non linearity	A (see note1) B (see note1) C (see note1)		0.5 1 2	5 7.5 10	DEG DEG DEG
Ri	Input Impedance		100	160	200	ΚΩ
S/N	Signal to Noise Ratio	V _i = 3mVrms	30	40		dB
Vi	Input Signal	f = 19KHz; T3 ≤ -40dB (see note2) f = 57KHz (RDS + ARI)			1 50	Vrms mVrms
RL	Load Impedance	Pin 12	100			ΚΩ

LIMITER

RA	Resistance pin 8-12		15	21	28	ΚΩ
Vol	Comp. Output LOW	$I_0 = +0.5mA$			1	V
Voh	Comp. Output HIGH	IO = -0.5mA	4			V
	Duty Cycle	V _i = 1mVrms		50		%

OSCILLATOR

Fosc	Oscillator Frequency	F _{SEL} = Open F _{SEL} = Closed to Ground		4.332 8.664		MHz MHz
	Output Amplitude			5		V_{PP}
V _{CLL}	Clock Input Level LOW				1	V
Volh	Clock Input Level HIGH		4			V

CRYSTAL TYPE = EURO QUARTZ

Note (1):

The phase non linearity is defined as: $\Delta Ph = |-2 \phi f2 + \phi f1 + \phi f3|$ where ϕfx is the input-output phase difference at the frequency fx (x = 1,2,3)

Measure	f1 (KHz)	f2 (KHz)	f3 (KHz)	∆Ph max
Α	56.5	57	57.5	<5°
В	56	57	58	<7.5°
С	55.5	57	58.5	<10°

Note (2): The 3th harmonic (57KHz) at the output (pin12) must be less than -40dB in respect to the input signal plus gain.





22W BRIDGE-STEREO AMPLIFIER FOR CAR RADIO

PRELIMINARY DATA


- VERY FEW EXTERNAL COMPONENTS
- NO BOUCHEROT CELLS
- NO BOOSTRAP CAPACITORS
- HIGH OUTPUT POWER
- NO SWITCH ON/OFF NOISE
- VERY LOW STAND-BY CURRENT
- FIXED GAIN (30dB STEREO)
- PROGRAMMABLE TURN-ON DELAY

Protections:

- OUTPUT AC-DC SHORT CIRCUIT TO GROUND AND TO SUPPLY VOLTAGE
- VERY INDUCTIVE LOADS
- LOUDSPEAKER PROTECTION
- OVERRATING CHIP TEMPERATURE
- LOAD DUMP VOLTAGE
- FORTUITOUS OPEN GROUND

DESCRIPTION


The TDA7350 is a new technology class AB Audio Power Amplifier in the Multiwatt® package designed for car radio applications.




Thanks to the fully complementary PNP/NPN output configuration the high power performance of the TDA7350 is obtained without bootstrap capacitors.

A delayed turn-on mute circuit eliminates audible on/off noise, and a novel short circuit protection system prevents spurious intervention with highly inductive loads.

APPLICATION CIRCUIT BRIDGE



PIN CONNECTION (Top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test Conditions	Unit
Vs	Operating Supply Voltage	18	V
Vs	DC Supply Voltage	28	V
Vs	Peak Supply Voltage (for t = 50ms)	40	V
lo	Output Peak Current (non rep. for t = 100μs)	5	Α
lo	Output Peak Current (rep. freq. > 10Hz)	4	Α
P _{tot}	Power Dissipation at T _{case} = 85°C	36	W
T _{stg,TJ}	Storage and Junction Temperature	-40 to 150	°C

THERMAL DATA

Symbol	Description	Value	Unit
R _{thj-case}	Thermal Resistance Junction-case Max	1.8	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the test circuits, $T_{amb} = 25$ °C, $V_S = 14.4$ V, f = 1KHz unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
٧s	Supply Voltage Range		8		18	V
ld	Total Quiescent Drain Current	stereo configuration			120	mA
Asa	Stand-by attenuation		60	80	-	dB
I _{SB}	Stand-by Current				100	μΑ
T_{sd}	Thermal Shut-down Junction Temperature			150		°C

STEREO

Po	Output Power (each channel)	$\begin{aligned} &d=10\%\\ &R_L=2\Omega\\ &R_L=3.2\Omega\\ &R_L=4\Omega \end{aligned}$		7	11 8 6.5		W W W
		$\label{eq:def_def} \begin{split} \overline{d &= 10\%; V_S = \\ R_L &= 2\Omega \\ R_L &= 3.2\Omega \\ R_L &= 4\Omega \end{split}$	13.2V		9 6.5 5.5		W W W
d	Distortion	$P_0 = 0.1 \text{ to } 4W;$	$R_L = 3.2\Omega$			0.5	%
SVR	Supply Voltage Rejection	$R_S = 10k\Omega$ f = 100Hz	C3 = 22μF C3 = 100μF	45	50 57		dB
СТ	Crosstalk	f = 1KHz f = 10KHz		45	55 50		dB dB
Rı	Input Resistance			30	50		ΚΩ
Gv	Voltage Gain			27	29	31	dB
G∨	Voltage Gain Match					1	dB
E _{IN}	Input Noise Voltage	$R_{S} = 50\Omega (*)$ $R_{S} = 10K\Omega (*)$ $R_{S} = 50\Omega (**)$ $R_{S} = 10K\Omega (**)$			1.5 2 2 2.7	7	μV μV μV μV

BRIDGE

Po	Output Power	$\begin{array}{l} d=10\%;R_L=4\Omega\\ d=10\%;R_L=3.2\Omega \end{array}$		16	20 22		W W
		$ d = 10\%; V_S = 13.2V $ $ R_L = 4\Omega $ $ R_L = 3.2\Omega $			17.5 19		W W
d	Distortion	$P_0 = 0.1 \text{ to } 10\text{W}; \ R_L = 4\Omega$				1	%
Vos	Output Offset Voltage					250	mV
SVR	Supply Voltage Rejection	$R_S = 10K\Omega$ f = 100Hz	C3 = 22μF C3 = 100μF	45	50 57		dB
Rı	Input Resistance	-			50		ΚΩ
Gv	Voltage Gain			33	35	37	dB
E _{IN}	Input Noise Voltage	$\begin{aligned} R_S &= 50\Omega \ (^*) \\ R_S &= 10 K\Omega \ (^*) \\ R_S &= 50\Omega \ (^{**}) \\ R_S &= 10 K\Omega \ (^{**}) \end{aligned}$			2 2.5 2.7 3.2		μV μV μV μV

^(*) Curve A (**) 22Hz to 22KHz



Figure 1: STEREO Test and Application Circuit




Figure 2: P.C. Board and Layout (STEREO) of the circuit of fig. 1 (1:1 scale)




Figure 3: BRIDGE Test and Application Circuit





Figure 4: P.C. Board and Layout (BRIDGE) of the circuit of fig. 3 (1:1 scale)



RECOMMENDED VALUES OF THE EXTERNAL COMPONENTS (ref to the Stereo Test and Application Circuit)

Component	Recommended Value	Purpose	Larger than the Recomm. Value	Smaller than the Recomm. Value
C1	0.22μF	Input Decoup- ling (CH1)		_
C2	0.22μF	Input Decoup- ling (CH2)		-
C3	100μF	Supply Voltage Rejection Filter- ing Capacitor	Longer Turn-On Delay Time	Worse Supply Voltage Rejection. Shorter Turn-On Delay Time Danger of Noise (POP)
C4	22μF	Stand-By ON/OFF Delay	Delayed Turn-Off by Stand-By Switch	Danger of Noise (POP)
C5	220μF (min)	Supply By-Pass		Danger of Oscillations
C6	100nF (min)	Supply By-Pass		Danger of Oscillations
C7	2200μF	Output De- coupling CH2	- Decrease of Low Frequency Cut Off - Longer Turn On Delay	- Increase of Low Frequency Cut Off - Shorter Turn On Delay
C8	2200μF	Output De- coupling CH1	- Decrease of Low Frequency Cut Off - Longer Turn On Delay	- Increase of Low Frequency Cut Off - Shorter Turn On Delay

Figure 5: Output Power vs. Supply Voltage (Stereo)




Figure 7: Output Power vs. Supply Voltage (Stereo)




Figure 6: Output Power vs. Supply Voltage (Stereo)





Figure 8: Output Power vs. Supply Voltage



6/20

SGS-THOMSON MICROELECTRONICS

Figure 9: Output Power vs. Supply Voltage (Bridge)




Figure 11: Distortion vs Output Power (Stereo)




Figure 13: Distortion vs Output Power (Stereo)




Figure 10: Drain Current vs Supply Voltage (Stereo)




Figure 12: Distortion vs Output Power (Stereo)




Figure 14: Distortion vs Output Power (Bridge)




Figure 15: SVR vs. Frequency & C_{SVR} (Stereo)




Figure 17: SVR vs. Frequency & C_{SVR}; (Bridge)




Figure 19: Crosstalk vs. Frequency (Stereo)




Figure 16: SVR vs. Frequency & C_{SVR}; (Stereo)




Figure 18: SVR vs. Frequency & C_{SVR}; (Bridge)




Figure 20: Power Dissipation & Efficiency vs. Output Power (Stereo)




Figure 21: Power Dissipation & Efficiency vs.
Output Power (Stereo)




Figure 22: Power Dissipation & Efficiency vs.
Output Power (Bridge)





Figure 23: Power Dissipation & Efficiency vs.
Output Power (Bridge)



AMPLIFIER ORGANIZATION

The TDA7350 has been developed taking care of the key concepts of the modern power audio amplifier for car radio such as: space and costs saving due to the minimized external count, excellent electrical performances, flexibility in use, superior reliability thanks to a built-in array of protections. As a result the following performances has been achieved:

- NO NEED OF BOOTSTRAP CAPACITORS EVEN AT THE HIGHEST OUTPUT POWER LEVELS
- ABSOLUTE STABILITY WITHOUT EXTERNAL COMPENSATION THANKS TO THE INNOVATIVE OUT STAGE CONFIGURATION, ALSO ALLOWING INTERNALLY FIXED CLOSED LOOP LOWER THAN COMPETITORS
- LOW GAIN (30dB STEREO FIXED WITHOUT ANY EXTERNAL COMPONENTS) IN ORDER TO MINIMIZE THE OUTPUT NOISE AND OP-TIMIZE SVR
- SILENT MUTE/ST-BY FUNCTION FEATUR-ING ABSENCE OF POP ON/OFF NOISE
- HIGH SVR
- STEREO/BRIDGE OPERATION WITHOUT ADDITION OF EXTERNAL COMPONENT
- AC/DC SHORT CIRCUIT PROTECTION (TO GND, TO V_S, ACROSS THE LOAD)
- LOUDSPEAKER PROTECTION
- DUMP PROTECTION

BLOCK DESCRIPTION

Polarization

The device is organized with the gain resistors directly connected to the signal ground pin i.e. without gain capacitors (fig. 24).

The non inverting inputs of the amplifiers are connected to the SVR pin by means of resistor dividers, equal to the feedback networks. This allows the outputs to track the SVR pin which is sufficiently slow to avoid audible turn-on and turn-off transients.

SVR

The voltage ripple on the outputs is equal to the one on SVR pin: with appropriate selection of C_{SVR} , more than 55dB of ripple rejection can be obtained.

Delayed Turn-on (muting)

The C_{SVR} sets a signal turn-on delay too. A circuit is included which mutes the device until the voltage on SVR pin reaches ~2.5V typ. (fig. 25). The mute function is obtained by duplicating the input differential pair (fig. 26): it can be switched to the signal source or to an internal mute input. This feature is necessary to prevent transients at the inputs reaching the loudspeaker(s) immediately after power-on).

Fig. 25 represents the detailed turn-on transient with reference to the stereo configuration.

At the power-on the output decoupling capacitors are charged through an internal path but the device itself remains switched off (Phase 1 of the represented diagram).

When the outputs reach the voltage level of about 1V (this means that there is no presence of short circuits) the device switches on, the SVR capacitor starts charging itself and the output tracks exactly the SVR pin.

During this phase the device is muted until the SVR reaches the "Play" threshold (~2.5V typ.), after that the music signal starts being played.

Stereo/Bridge Switching

There is also no need for external components for

Figure 24: Block Diagram: Stereo Configuration

changing from stereo to bridge configuration (figg. 24-27). A simple short circuit between two pins allows phase reversal at one output, yet maintaining the guiescent output voltage.

Stand-by

The device is also equipped with a stand-by function, so that a low current, and hence low cost switch, can be used for turn on/off.

Stability

The device is provided with an internal compensation wich allows to reach low values of closed loop gain

In this way better performances on S/N ratio and SVR can be obtained.




Figure 25: Turn-on Delay Circuit




Figure 26: Mute Function Diagram




Figure 27: Block Diagram; Bridge Configuration




Figure 28: ICV - PNP Gain vs. Ic




Figure 29: ICV - PNP VCE(sat) vs. IC






Figure 30: ICV - PNP cut-off frequency vs. lo



OUTPUT STAGE

Poor current capability and low cutoff frequency are well known limits of the standard lateral PNP. Composite PNP-NPN power output stages have been widely used, regardless their high saturation drop. This drop can be overcome only at the expense of external components, namely, the bootstrap capacitors. The availability of 4A isolated collector PNP (ICV PNP) adds versatility to the design. The performance of this component, in terms of gain, V_{CEsat} and cut-off frequency, is shown in fig. 28, 29, 30 respectively. It is realized in a new bipolar technology, characterized by topbottom isolation techniques, allowing the implementation of low leakage diodes, too. It guarantees BV_{CEO} > 20V and BV_{CBO} > 50V both for NPN and PNP transistors. Basically, the connection shown in fig. 31 has been chosen. First of all because its voltage swing is rail-to-rail, limited only by the VCEsat of the output transistors, which are in the range of 0.3Ω each. Then, the gain VOUT/VIN is greater than unity, approximately 1+R2/R1. (VCC/2 is fixed by an auxiliary amplifier common to both channel). It is possible, controlling the amount of this local feedback, to force the loop gain (A . β) to less than unity at frequencies for which the phase shift is 180°. This means that the output buffer is intrinsically stable and not prone to oscillation.

Figure 31: The New Output Stage



In contrast, with the circuit of fig. 32, the solution adopted to reduce the gain at high frequencies is the use of an external RC network.

AMPLIFIER BLOCK DIAGRAM

The block diagram of each voltage amplifier is shown in fig. 33. Regardless of production spread, the current in each final stage is kept low, with enough margin on the minimum, below which cross-over distortion would appear.

Figure 32: A Classical Output Stage





Figure 33: Amplifier Block Diagram



BUILT-IN PROTECTION SYSTEMS

Short Circuit Protection

The maximum current the device can deliver can be calculated by considering the voltage that may be present at the terminals of a car radio amplifier and the minimum load impedance.

Apart from consideration concerning the area of the power transistors it is not difficult to achieve peak currents of this magnitude (5A peak).

However, it becomes more complicated if AC and DC short circuit protection is also required. In particular, with a protection circuit which limits the output current following the SOA curve of the output transistors it is possible that in some conditions (highly reactive loads, for example) the protection circuit may intervene during normal operation. For this reason each amplifier has been equipped with a protection circuit that intervenes when the output current exceeds 4A.


Fig 34 shows the protection circuit for an NPN power transistor (a symmetrical circuit applies to PNP). The VBE of the power is monitored and gives out a signal, available through a cascode.

This cascode is used to avoid the intervention of the short circuit protection when the saturation is below a given limit.

The signal sets a flip-flop which forces the amplifier outputs into a high impedance state.

In case of DC short circuit when the short circuit is removed the flip-flop is reset and restarts the circuit (fig. 38). In case of AC short circuit or load shorted in Bridge configuration, the device is continuously switched in ON/OFF conditions and the current is limited.

Figure 34: Circuitry for Short Circuit Detection



Load Dump Voltage Surge

The TDA 7350 has a circuit which enables it to withstand a voltage pulse train on pin 9, of the type shown in fig. 36.

If the supply voltage

If the supply voltage peaks to more than 40V, then an LC filter must be inserted between the supply and pin 9, in order to assure that the pulses at pin 9 will be held within the limits shown.

A suggested LC network is shown in fig. 35.

With this network, a train of pulses with amplitude up to 120V and width of 2ms can be applied at point A. This type of protection is ON when the supply voltage (pulse or DC) exceeds 18V. For this reason the maximum operating supply voltage is 18V.

Polarity Inversion Figure 35





Figure 36



High current (up to 10A) can be handled by the device with no damage for a longer period than the blow-out time of a quick 2A fuse (normally connected in series with the supply). This features is added to avoid destruction, if during fitting to the car, a mistake on the connection of the supply is made.

Open Ground

When the radio is in the ON condition and the ground is accidentally opened, a standard audio amplifier will be damaged. On the TDA7350 protection diodes are included to avoid any damage.

DC Voltage

The maximum operating DC voltage for the TDA7350 is 18V.

However the device can withstand a DC voltage

up to 28V with no damage. This could occur during winter if two batteries are series connected to crank the engine.

Thermal Shut-down


The presence of a thermal limiting circuit offers the following advantages:

 an overload on the output (even if it is permanent), or an excessive ambient temperature can be easily withstood.

2)the heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no device damage in the case of excessive junction temperature: all happens is that P_o (and therefore P_{tot}) and I_d are reduced.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); Fig. 37 shows the dissipable power as a function of ambient temperature for different thermal resistance.

Figure 37: Maximum Allowable Power
Dissipation vs. Ambient Temperature




Loudspeaker Protection

The TDA7350 guarantees safe operations even for the loudspeaker in case of accidental shortcircuit.

Whenever a single OUT to GND, OUT to V_S short circuit occurs both the outputs are switched OFF so limiting dangerous DC current flowing through the loudspeaker.

Figure 38: Restart Circuit



APPLICATION HINTS

This section explains briefly how to get the best from the TDA7350 and presents some application circuits with suggestions for the value of the components. These values can change depending on the characteristics that the designer of the car radio wants to obtain, or other parts of the car radio that are connected to the audio block.

To optimize the performance of the audio part it is useful (or indispensable) to analyze also the parts outside this block that can have an interconnection with the amplifier.

This method can provide components and system cost saving.

Reducing Turn On-Off Pop

The TDA7350 has been designed in a way that the turn on(off) transients are controlled through the charge(discharge) of the Csvr capacitor.

As a result of it, the turn on(off) transient spectrum contents is limited only to the subsonic range. The following section gives some brief notes to get the best from this design feature(it will refer mainly to the stereo application which appears to be in most cases the more critical from the pop viewpoint. The bridge connection in fact, due to the common mode waveform at the outputs, does not give pop effect).

TURN-ON

Fig 39 shows the output waveform (before and after the "A" weighting filter) compared to the value of Csvr.

Better pop-on performance is obtained with higher Csvr values (the recommended range is from 22uF to 220uF).

The turn-on delay (during which the amplifier is in mute condition) is a function essentially of : C_{out} , C_{syr} .

Beina:

$$T1 \approx 120 \cdot C_{out}$$

 $T2 \approx 1200 \cdot C_{svr}$


The turn-on delay is given by:

T1+T2 STEREO T2 BRIDGE


The best performance is obtained by driving the st-by pin with a ramp having a slope slower than 2V/ms

Figure 39:






b) $C_{svr} = 47 \mu F$



c) $C_{svr} = 100 \mu F$



TURN-OFF

A turn-off pop can occur if the st-by pin goes low with a short time constant (this can occur if other car radio sections, preamplifiers, radio.. are supplied through the same st-by switch).

This pop is due to the fast switch-off of the internal current generator of the amplifier.

If the voltage present across the load becomes rapidly zero (due to the fast switch off) a small pop occurs, depending also on Cout, Rload.

The parameters that set the switch off time constant of the st-by pin are:

- ♦ the st-by capacitor (Cst-by)
- ♦ the SVR capacitor (Csvr)
- resistors connected from st-by pin to ground (Rext)

The time constant is given by:

T \approx Csvr • 2000 Ω // Rext + Cst-by • 2500 Ω // Rext The suggested time constants are :

T > 120ms with $C_{out} = 1000 \mu F$, $R_L = 4$ ohm, stereo

T > 170ms with $C_{out} = 2200 \mu F$, $R_1 = 4$ ohm, stereo

If Rext is too low the Csvr can become too high and a different approach may be useful (see next section).

Figg 40, 41 show some types of electronic switches (μ P compatible) suitable for supplying the stby pin (it is important that Qsw is able to saturate with $V_{CE} \le 150 \text{mV}$).

Also for turn off pop the bridge configuration is su-

perior, in particular the st-by pin can go low faster.

GLOBAL APPROACH TO SOLVING POP PROBLEM BY USING THE MUTING/TURN ON DELAY FUNCTION

In the real case turn-on and turn-off pop problems are generated not only by the power amplifier,but also (very often) by preamplifiers,tone controls,radios etc. and transmitted by the power amplifier to the loudspeaker.

A simple approach to solving these problems is to use the mute characteristics of the TDA7350.

If the SVR pin is at a voltage below 1.5 V, the mute attenuation (typ)is 30dB .The amplifier is in play mode when Vsvr overcomes 3.5 V.

With the circuit of fig 42 we can mute the amplifier for a time Ton after switch-on and for a time Toff after switch-off.During this period the circuitry that precedes the power amplifier can produce spurious spikes that are not transmitted to the loud-speaker. This can give back a very simple design of this circuitry from the pop point of view.

A timing diagram of this circuit is illustrated in fig 43. Other advantages of this circuit are:

- A reduced time constant allowance of stand-by pin turn off. Consequently it is possible to drive all the car-radio with the signal that drives this pin.
- -A better turn-off noise with signal on the output.

To drive two stereo amplifiers with this circuit it is possible to use the circuit of fig 44.

Figure 40




Figure 41




Figure 42




Figure 43





Figure 44



BALANCE INPUT IN BRIDGE CONFIGURATION

A helpful characteristic of the TDA7350 is that,in bridge configuration, a signal present on both the input capacitors is amplified by the same amount and it is present in phase at the outputs, so this signal does not produce effects on the load. The typical value of CMRR is 46 dB.

Looking at fig 45, we can see that a noise signal from the ground of the power amplifier to the ground of the hypothetical preamplifier is amplified of a factor equal to the gain of the amplifier (2 • Gv).

Using a configuration of fig. 46 the same ground noise is present at the output multiplied by the factor 2 • Gv/200.

This means less distortion,less noise (e.g. motor cassette noise) and/or a simplification of the layout of PC board.

The only limitation of this balanced input is the maximum amplitude of common mode signals (few tens of millivolt) to avoid a loss of output power due to the common mode signal on the output, but in a large number of cases this signal is within this range.

HIGH GAIN ,LOW NOISE APPLICATION

The following section describes a flexible preamplifier having the purpose to increase the gain of the TDA7350.

Figure 45






Figure 46



A two transistor network (fig. 47) has been adopted whose components can be changed in order to achieve the desired gain without affecting the good performances of the audio amplifier itself. The recommended values for 40 dB overall gain are:

Resistance	Stereo	Bridge
R1	10ΚΩ	10KW
R2	4.3KΩ	16KΩ
R3	10ΚΩ	24ΚΩ
R4	50KΩ	50KΩ

Figure 47







22W BRIDGE-STEREO AMPLIFIER FOR CAR RADIO

ADVANCE DATA


- VERY FEW EXTERNAL COMPONENTS
- NO BOUCHEROT CELLS
- NO BOOSTRAP CAPACITORS
- HIGH OUTPUT POWER
- NO SWITCH ON/OFF NOISE
- VERY LOW STAND-BY CURRENT
- FIXED GAIN (30dB STEREO)
- PROGRAMMABLE TURN-ON DELAY

Protections:

- OUTPUT AC-DC SHORT CIRCUIT TO GROUND AND TO SUPPLY VOLTAGE
- VERY INDUCTIVE LOADS
- LOUDSPEAKER PROTECTION
- OVERRATING CHIP TEMPERATURE
- LOAD DUMP VOLTAGE
- FORTUITOUS OPEN GROUND
- ESD

DESCRIPTION

The TDA7350A is a new technology class AB Audio Power Amplifier in the Multiwatt $^{^{\otimes}}$ package




designed for car radio applications.

Thanks to the fully complementary PNP/NPN output configuration the high power performance of the TDA7350A is obtained without bootstrap capacitors.

A delayed turn-on mute circuit eliminates audible on/off noise, and a novel short circuit protection system prevents spurious intervention with highly inductive loads.


APPLICATION CIRCUIT BRIDGE



May 1991

1/20

PIN CONNECTION (Top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test Conditions	Unit	
Vs	Operating Supply Voltage	18	V	
Vs	DC Supply Voltage	28	V	
Vs	Peak Supply Voltage (for t = 50ms)	40	V	
lo	Output Peak Current (non rep. for t = 100μs)	5	Α	
lo	Output Peak Current (rep. freq. > 10Hz)	4	А	
P _{tot}	Power Dissipation at T _{case} = 85°C	36	W	
T _{stg,TJ}	Storage and Junction Temperature	-40 to 150	°C	

THERMAL DATA

Symbol	Description	Value	Unit
R _{thj-case}	Thermal Resistance Junction-case Max	1.8	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the test circuits, $T_{amb} = 25$ °C, $V_S = 14.4V$, f = 1KHz unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply Voltage Range		8		18	V
la	Total Quiescent Drain Current	stereo configuration			120	mA
A _{SB}	Stand-by attenuation	,	60	80		dB
I _{SB}	Stand-by Current				100	μΑ
T _{sd}	Thermal Shut-down Junction Temperature			150		°C

STEREO

Po	Output Power (each channel)	$d=10\%$ $R_L=2\Omega$ $R_L=3.2\Omega$ $R_L=4\Omega$	7	11 8 6.5		W W W
		$\label{eq:controller} \begin{split} &d=10\%; V_S=13.2V\\ &R_L=2\Omega\\ &R_L=3.2\Omega\\ &R_L=4\Omega \end{split}$		9 6.5 5.5		W W W
d	Distortion	$P_0 = 0.1 \text{ to } 4W; R_L = 3.2\Omega$			0.5	%
SVR	Supply Voltage Rejection	$R_S = 10kΩ$ $C3 = 22μF$ $f = 100Hz$ $C3 = 100μF$	45	50 57		dB
СТ	Crosstalk	f = 1 KHz f = 10KHz	45	55 50		dB dB
Rı	Input Resistance		30	50		ΚΩ
Gv	Voltage Gain		27	29	31	dB
Gv	Voltage Gain Match				1	dB
Ein	Input Noise Voltage	$\begin{aligned} R_S &= 50\Omega \left(^* \right) \\ R_S &= 10K\Omega \left(^* \right) \\ R_S &= 50\Omega \left(^{**} \right) \\ R_S &= 10K\Omega \left(^{**} \right) \end{aligned}$		1.5 2 2 2.7	7	μV μV μV μV

BRIDGE

Po	Output Power	$\begin{array}{l} d = 10\%; R_L = 4\Omega \\ d = 10\%; R_L = 3.2\Omega \end{array}$		16	20 22		W W
		$\begin{array}{l} d=10\%; \ \ V_S=13.2V \\ R_L=4\Omega \\ R_L=3.2\Omega \end{array}$			17.5 19		W W
d	Distortion	$P_0 = 0.1 \text{ to } 10W;$	$R_L = 4\Omega$			1	%
Vos	Output Offset Voltage					250	mV
SVR	Supply Voltage Rejection	$R_S = 10K\Omega$ f = 100Hz	C3 = 22μF C3 = 100μF	45	50 57		dB
Ri	Input Resistance				50		ΚΩ
Gv	Voltage Gain			33	35	37	dB
E _{IN}	Input Noise Voltage	$\begin{array}{l} R_S = 50\Omega (^*) \\ R_S = 10 K\Omega (^*) \\ R_S = 50\Omega (^{**}) \\ R_S = 10 K\Omega (^{**}) \end{array}$			2 2.5 2.7 3.2		μV μV μV μV

(*) Curve A (**) 22Hz to 22KHz

Figure 1: STEREO Test and Application Circuit




Figure 2: P.C. Board and Layout (STEREO) of the circuit of fig. 1 (1:1 scale)




Figure 3: BRIDGE Test and Application Circuit





Figure 4: P.C. Board and Layout (BRIDGE) of the circuit of fig. 3 (1:1 scale)



RECOMMENDED VALUES OF THE EXTERNAL COMPONENTS (ref to the Stereo Test and Application Circuit)

Component	Recommended Value	Purpose	Larger than the Recomm. Value	Smaller than the Recomm. Value
C1	0.22μF	Input Decoup- ling (CH1)	_	_
C2	0.22μF	Input Decoup- ling (CH2)	_	_
C3	100μF	Supply Voltage Rejection Filter- ing Capacitor	Longer Turn-On Delay Time	Worse Supply Voltage Rejection. Shorter Turn-On Delay Time Danger of Noise (POP)
C4	22μF	Stand-By ON/OFF Delay	Delayed Turn-Off by Stand-By Switch	Danger of Noise (POP)
C5	220μF (min)	Supply By-Pass		Danger of Oscillations
C6	100nF (min)	Supply By-Pass		Danger of Oscillations
C7	2200μF	Output De- coupling CH2	- Decrease of Low Frequency Cut Off - Longer Turn On Delay	- Increase of Low Frequency Cut Off - Shorter Turn On Delay
C8	2200μF	Output De- coupling CH1	- Decrease of Low Frequency Cut Off - Longer Turn On Delay	- Increase of Low Frequency Cut Off - Shorter Turn On Delay

Figure 5: Output Power vs. Supply Voltage (Stereo)




Figure 7: Output Power vs. Supply Voltage (Stereo)




Figure 6: Output Power vs. Supply Voltage (Stereo)





Figure 8: Output Power vs. Supply Voltage (Bridge)



6/20

Figure 9: Output Power vs. Supply Voltage (Bridge)




Figure 11: Distortion vs Output Power (Stereo)




Figure 13: Distortion vs Output Power (Stereo)




Figure 10: Drain Current vs Supply Voltage (Stereo)




Figure 12: Distortion vs Output Power (Stereo)




Figure 14: Distortion vs Output Power (Bridge)




Figure 15: SVR vs. Frequency & C_{SVR} (Stereo)




Figure 17: SVR vs. Frequency & C_{SVR}: (Bridge)




Figure 19: Crosstalk vs. Frequency (Stereo)




Figure 16: SVR vs. Frequency & C_{SVR}; (Stereo)




Figure 18: SVR vs. Frequency & C_{SVR}; (Bridge)




Figure 20: Power Dissipation & Efficiency vs.
Output Power (Stereo)




Figure 21: Power Dissipation & Efficiency vs.
Output Power (Stereo)




Figure 22: Power Dissipation & Efficiency vs.
Output Power (Bridge)





Figure 23: Power Dissipation & Efficiency vs. Output Power (Bridge)



AMPLIFIER ORGANIZATION

The TDA7350A has been developed taking care of the key concepts of the modern power audio amplifier for car radio such as: space and costs

saving due to the minimized external count, excellent electrical performances, flexibility in use, superior reliability thanks to a built-in array of protections. As a result the following performances has been achieved:

- NO NEED OF BOOTSTRAP CAPACITORS EVEN AT THE HIGHEST OUTPUT POWER LEVELS
- ABSOLUTE STABILITY WITHOUT EXTER-NAL COMPENSATION THANKS TO THE IN-NOVATIVE OUT STAGE CONFIGURATION, ALSO ALLOWING INTERNALLY FIXED CLOSED LOOP LOWER THAN COMPETI-TORS
- LOW GAIN (30dB STEREO FIXED WITHOUT ANY EXTERNAL COMPONENTS) IN ORDER TO MINIMIZE THE OUTPUT NOISE AND OP-TIMIZE SVR
- SILENT MUTE/ST-BY FUNCTION FEATUR-ING ABSENCE OF POP ON/OFF NOISE
- HIGH SVR
- STEREO/BRIDGE OPERATION WITHOUT ADDITION OF EXTERNAL COMPONENT
- AC/DC SHORT CIRCUIT PROTECTION (TO GND, TO V_S, ACROSS THE LOAD)
- LOUDSPEAKER PROTECTION
- DUMP PROTECTION
- ESD PROTECTION

BLOCK DESCRIPTION

Polarization

The device is organized with the gain resistors directly connected to the signal ground pin i.e. without gain capacitors (fig. 24).

The non inverting inputs of the amplifiers are connected to the SVR pin by means of resistor dividers, equal to the feedback networks. This allows the outputs to track the SVR pin which is sufficiently slow to avoid audible turn-on and turn-off transients.

SVR

The voltage ripple on the outputs is equal to the one on SVR pin: with appropriate selection of C_{SVR}, more than 55dB of ripple rejection can be obtained.

Delayed Turn-on (muting)

The C_{SVR} sets a signal turn-on delay too. A circuit is included which mutes the device until the voltage on SVR pin reaches ~2.5V typ (fig. 25). The mute function is obtained by duplicating the input differential pair (fig. 26): it can be switched to the signal source or to an internal mute input. This feature is necessary to prevent transients at the inputs reaching the loudspeaker(s) immediately

after power-on).

Fig. 25 represents the detailed turn-on transient with reference to the stereo configuration.

At the power-on the output decoupling capacitors are charged through an internal path but the device itself remains switched off (Phase 1 of the represented diagram).

When the outputs reach the voltage level of about 1V (this means that there is no presence of short circuits) the device switches on, the SVR capacitor starts charging itself and the output tracks exactly the SVR pin.

During this phase the device is muted until the SVR reaches the "Play" threshold (~2.5V typ.), after that the music signal starts being played.

Stereo/Bridge Switching

There is also no need for external components for

Figure 24: Block Diagram; Stereo Configuration

changing from stereo to bridge configuration (figg. 24-27).

À simple short circuit between two pins allows phase reversal at one output, yet maintaining the quiescent output voltage.

Stand-by

The device is also equipped with a stand-by function, so that a low current, and hence low cost switch, can be used for turn on/off.

Stability

The device is provided with an internal compensation wich allows to reach low values of closed loop gain.

In this way better performances on S/N ratio and SVR can be obtained.




Figure 25: Turn-on Delay Circuit




Figure 26: Mute Function Diagram




Figure 27: Block Diagram; Bridge Configuration




Figure 28: ICV - PNP Gain vs. Ic




Figure 29: ICV - PNP VCE(sat) vs. IC






Figure 30: ICV - PNP cut-off frequency vs. Ic



OUTPUT STAGE

Poor current capability and low cutoff frequency are well known limits of the standard lateral PNP. Composite PNP-NPN power output stages have been widely used, regardless their high saturation drop. This drop can be overcome only at the expense of external components, namely, the bootstrap capacitors. The availability of 4A isolated collector PNP (ICV PNP) adds versatility to the design. The performance of this component, in terms of gain, V_{CEsat} and cut-off frequency, is shown in fig. 28, 29, 30 respectively. It is realized in a new bipolar technology, characterized by topbottom isolation techniques, allowing the implementation of low leakage diodes, too. It guarantees BV_{CEO} > 20V and BV_{CBO} > 50V both for NPN and PNP transistors. Basically, the connection shown in fig. 31 has been chosen. First of all because its voltage swing is rail-to-rail, limited only by the VCEsat of the output transistors. which are in the range of 0.3Ω each. Then, the gain VOUT/VIN is greater than unity, approximately 1+R2/R1. (VCC/2 is fixed by an auxiliary amplifier common to both channel). It is possible, controlling the amount of this local feedback, to force the loop gain (A . β) to less than unity at frequencies for which the phase shift is 180°. This means that the output buffer is intrinsically stable and not prone to oscillation.

Figure 31: The New Output Stage



In contrast, with the circuit of fig. 32, the solution adopted to reduce the gain at high frequencies is the use of an external RC network.

AMPLIFIER BLOCK DIAGRAM

The block diagram of each voltage amplifier is shown in fig. 33. Regardless of production spread, the current in each final stage is kept low, with enough margin on the minimum, below which cross-over distortion would appear.

Figure 32: A Classical Output Stage





Figure 33: Amplifier Block Diagram



BUILT-IN PROTECTION SYSTEMS

Short Circuit Protection

The maximum current the device can deliver can be calculated by considering the voltage that may be present at the terminals of a car radio amplifier and the minimum load impedance.

Apart from consideration concerning the area of the power transistors it is not difficult to achieve peak currents of this magnitude (5A peak).

However, it becomes more complicated if AC and DC short circuit protection is also required. In particular, with a protection circuit which limits the output current following the SOA curve of the output transistors it is possible that in some conditions (highly reactive loads, for example) the protection circuit may intervene during normal operation. For this reason each amplifier has been equipped with a protection circuit that intervenes when the output current exceeds 4A.


Fig 34 shows the protection circuit for an NPN power transistor (a symmetrical circuit applies to PNP). The VBE of the power is monitored and gives out a signal, available through a cascode.

This cascode is used to avoid the intervention of the short circuit protection when the saturation is below a given limit.

The signal sets a flip-flop which forces the amplifier outputs into a high impedance state.

In case of DC short circuit when the short circuit is removed the flip-flop is reset and restarts the circuit (fig. 38). In case of AC short circuit or load shorted in Bridge configuration, the device is continuously switched in ON/OFF conditions and the current is limited.

Figure 34: Circuitry for Short Circuit Detection



Load Dump Voltage Surge

The TDA 7350A has a circuit which enables it to withstand a voltage pulse train on pin 9, of the type shown in fig. 36.

If the supply voltage peaks to more than 40V, then an LC filter must be inserted between the supply and pin 9, in order to assure that the pulses at pin 9 will be held within the limits shown.

A suggested LC network is shown in fig. 35. With this network, a train of pulses with amplitude up to 120V and width of 2ms can be applied at point A. This type of protection is ON when the supply voltage (pulse or DC) exceeds 18V. For this reason the maximum operating supply voltage is 18V.

Polarity Inversion

Figure 35





Figure 36



High current (up to 10A) can be handled by the device with no damage for a longer period than the blow-out time of a quick 2A fuse (normally connected in series with the supply). This features is added to avoid destruction, if during fitting to the car, a mistake on the connection of the supply is made.

Open Ground

When the radio is in the ON condition and the ground is accidentally opened, a standard audio amplifier will be damaged. On the TDA7350A protection diodes are included to avoid any damage.

DC Voltage

The maximum operating DC voltage for the

TDA7350A is 18V. However the device can withstand a DC voltage up to 28V with no damage. This could occur during winter if two batteries are series connected to crank the engine.


Thermal Shut-down

The presence of a thermal limiting circuit offers the following advantages:

- an overload on the output (even if it is permanent), or an excessive ambient temperature can be easily withstood.
- 2)the heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no device damage in the case of excessive junction temperature: all happens is that P_o (and therefore P_{tot}) and I_d are reduced.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); Fig. 37 shows the dissipable power as a function of ambient temperature for different thermal resistance.

Figure 37: Maximum Allowable Power
Dissipation vs. Ambient Temperature




Loudspeaker Protection

The TDA7350A guarantees safe operations even for the loudspeaker in case of accidental shortcircuit.

Whenever a single OUT to GND, OUT to Vs short circuit occurs both the outputs are switched OFF so limiting dangerous DC current flowing through the loudspeaker.

Figure 38: Restart Circuit



APPLICATION HINTS

This section explains briefly how to get the best from the TDA7350A and presents some application circuits with suggestions for the value of the components. These values can change depending on the characteristics that the designer of the car radio wants to obtain, or other parts of the car radio that are connected to the audio block

To optimize the performance of the audio part it is useful (or indispensable) to analyze also the parts outside this block that can have an interconnection with the amplifier.

This method can provide components and system cost saving.

Reducing Turn On-Off Pop

The TDA7350A has been designed in a way that the turn on(off) transients are controlled through the charge(discharge) of the Csvr capacitor.

As a result of it, the turn on(off) transient spectrum contents is limited only to the subsonic range. The following section gives some brief notes to get the best from this design feature(it will refer mainly to the stereo application which appears to be in most cases the more critical from the pop viewpoint. The bridge connection in fact, due to the common mode waveform at the outputs, does not give pop effect).

TURN-ON

Fig. 39 shows the output waveform (before and after the "A" weighting filter) compared to the value of Csyr.

Better pop-on performance is obtained with higher Csvr values (the recommended range is from 22uF to 220uF).

The turn-on delay (during which the amplifier is in mute condition) is a function essentially of : C_{out} , C_{syr} .

Being:

$$T1 \approx 120 \cdot C_{out}$$


 $T2 \approx 1200 \cdot C_{syr}$

The turn-on delay is given by:


The best performance is obtained by driving the st-by pin with a ramp having a slope slower than 2V/ms

Figure 39:






b) $C_{svr} = 47 \mu F$



c) $C_{syr} = 100 \mu F$



TURN-OFF

A turn-off pop can occur if the st-by pin goes low with a short time constant (this can occur if other car radio sections, preamplifiers, radio.. are supplied through the same st-by switch).

This pop is due to the fast switch-off of the internal current generator of the amplifier.

If the voltage present across the load becomes rapidly zero (due to the fast switch off) a small pop occurs, depending also on Cout, Rload.

The parameters that set the switch off time constant of the st-by pin are:

- the st-by capacitor (Cst-by)
- ♦ the SVŔ capacitor `(Csvr)
- resistors connected from st-by pin to ground (Rext)

The time constant is given by:

 $T \approx \text{Csvr} \cdot 2000\Omega \text{ // Rext} + \text{Cst-by} \cdot 2500\Omega \text{ // Rext}$ The suggested time constants are :

T > 120ms with $C_{out}=1000 \mu F$, $R_L = 4$ ohm, stereo

T > 170ms with $C_{out}=2200\mu F$, $R_L = 40hm$, stereo

If Rext is too low the Csvr can become too high and a different approach may be useful (see next section).

Figg 40, 41 show some types of electronic switches (μ P compatible) suitable for supplying the stby pin (it is important that Qsw is able to saturate with $V_{CE} \le 150 \text{mV}$).

Also for turn off pop the bridge configuration is su-

perior, in particular the st-by pin can go low faster.

GLOBAL APPROACH TO SOLVING POP PROBLEM BY USING THE MUTING/TURN ON DELAY FUNCTION

In the real case turn-on and turn-off pop problems are generated not only by the power amplifier,but also (very often) by preamplifiers,tone controls,radios etc. and transmitted by the power amplifier to the loudspeaker.

A simple approach to solving these problems is to use the mute characteristics of the TDA7350.

If the SVR pin is at a voltage below 1.5 V, the mute attenuation (typ)is 30dB .The amplifier is in play mode when Vsvr overcomes 3.5 V.

With the circuit of fig 42 we can mute the amplifier for a time Ton after switch-on and for a time Toff after switch-off. During this period the circuitry that precedes the power amplifier can produce spurious spikes that are not transmitted to the loud-speaker. This can give back a very simple design of this circuitry from the pop point of view.

A timing diagram of this circuit is illustrated in fig 43. Other advantages of this circuit are:

- A reduced time constant allowance of stand-by pin turn off.Consequently it is possible to drive all the car-radio with the signal that drives this pin.
- -A better turn-off noise with signal on the output.

To drive two stereo amplifiers with this circuit it is possible to use the circuit of fig 44.

Figure 40




Figure 41




Figure 42




Figure 43





Figure 44



BALANCE INPUT IN BRIDGE CONFIGURATION

A helpful characteristic of the TDA7350A is that,in bridge configuration, a signal present on both the input capacitors is amplified by the same amount

and it is present in phase at the outputs, so this signal does not produce effects on the load. The typical value of CMRR is 46 dB.

Looking at fig 45, we can see that a noise signal from the ground of the power amplifier to the ground of the hypothetical preamplifier is amplified of a factor equal to the gain of the amplifier (2 • Gv).

Using a configuration of fig. 46 the same ground noise is present at the output multiplied by the factor $2 \bullet \text{Gv}/200$.

This means less distortion, less noise (e.g. motor cassette noise) and/or a simplification of the layout of PC board.

The only limitation of this balanced input is the maximum amplitude of common mode signals (few tens of millivolt) to avoid a loss of output power due to the common mode signal on the output, but in a large number of cases this signal is within this range.

HIGH GAIN ,LOW NOISE APPLICATION

The following section describes a flexible preamplifier having the purpose to increase the gain of the TDA7350A.

Figure 45






Figure 46



A two transistor network (fig. 47) has been adopted whose components can be changed in order to achieve the desired gain without affecting the good performances of the audio amplifier itself. The recommended values for 40 dB overall gain are:

Resistance	Stereo	Bridge
R1	10ΚΩ	10KW
R2	4.3ΚΩ	16KΩ
R3	10KΩ	24ΚΩ
R4	50KΩ	50KΩ

Figure 47







24W BRIDGE-STEREO AMPLIFIER FOR CAR RADIO

ADVANCE DATA


- VERY FEW EXTERNAL COMPONENTS
- NO BOUCHEROT CELLS
- NO BOOSTRAP CAPACITORS
- HIGH OUTPUT POWER
- NO SWITCH ON/OFF NOISE
- VERY LOW STAND-BY CURRENT
- FIXED GAIN (30dB STEREO)
- PROGRAMMABLE TURN-ON DELAY

Protections:

- OUTPUT AC-DC SHORT CIRCUIT TO GROUND AND TO SUPPLY VOLTAGE
- VERY INDUCTIVE LOADS
- LOUDSPEAKER PROTECTION
- OVERRATING CHIP TEMPERATURE
- LOAD DUMP VOLTAGE
- FORTUITOUS OPEN GROUND
- ESD

DESCRIPTION

The TDA7353 is a new technology class AB Audio Power Amplifier in the Multiwatt® package




designed for car radio applications.

Thanks to the fully complementary PNP/NPN output configuration the high power performance of the TDA7353 is obtained without bootstrap capacitors.

A delayed turn-on mute circuit eliminates audible on/off noise, and a novel short circuit protection system prevents spurious intervention with highly inductive loads.


BRIDGE APPLICATION CIRCUIT



May 1991

1/20

PIN CONNECTION (Top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test Conditions	Unit
Vs	Operating Supply Voltage	18	V
Vs	DC Supply Voltage	28	V
Vs	Peak Supply Voltage (for t = 50ms)	40	V
l _o	Output Peak Current (non rep. for t = 100μs)	5	Α
l _o	Output Peak Current (rep. freq. > 10Hz)	4	Α
P _{tot}	Power Dissipation at T _{case} = 85°C	36	W
T _{sta} ,T _J	Storage and Junction Temperature	-40 to 150	°C

THERMAL DATA

Symbol	Description	Value	Unit
R _{thj-case}	Thermal Resistance Junction-case Max	1.8	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the test circuits, $T_{amb} = 25$ °C, $V_S = 14.4$ V, f = 1KHz unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
V _S	Supply Voltage Range		8		18	٧
l _d	Total Quiescent Drain Current	stereo configuration			120	mA
A _{SB}	Stand-by attenuation		60	80		dB
I _{SB}	Stand-by Current				100	μΑ
T _{sd}	Thermal Shut-down Junction Temperature			150		°C

STEREO

Po	Output Power (each channel)	$d = 10\%$ $R_L = 1.6\Omega$ $R_L = 2\Omega$ $R_L = 3.2\Omega$ $R_L = 4\Omega$		7	13 11 8 6.5		W W W
		$\label{eq:local_state} \begin{split} d &= 10\%; V_S = 1.6\Omega \\ R_L &= 1.6\Omega \\ R_L &= 2\Omega \\ R_L &= 3.2\Omega \\ R_L &= 4\Omega \end{split}$	13.2V		10 9 6.5 5.5		W W W
d	Distortion	$P_0 = 0.1 \text{ to } 4W;$	$R_L = 3.2\Omega$		0.03	0.5	%
SVR	Supply Voltage Rejection	$R_S = 10k\Omega$ f = 100Hz	C3 = 22μF C3 = 100μF	45	50 57		dB
СТ	Crosstalk	f = 1KHz f = 10KHz		45	55 50		dB dB
Rı	Input Resistance				50		ΚΩ
G∨	Voltage Gain				30		dB
G∨	Voltage Gain Match					1	dB
EIN	Input Noise Voltage	$\begin{aligned} R_S &= 50\Omega \ (^*) \\ R_S &= 10 K\Omega \ (^*) \\ R_S &= 50\Omega \ (^{**}) \\ R_S &= 10 K\Omega \ (^{**}) \end{aligned}$			1.5 2 2 2.7	7	μV μV μV μV

BRIDGE

Po	Output Power	$\begin{array}{l} d=10\%;R_L=4\Omega\\ d=10\%;R_L=3.2\Omega \end{array}$		20	24 28		W
		$ d = 10\%; V_S = 13.2V \\ R_L = 4\Omega \\ R_L = 3.2\Omega $			20 24		w
d	Distortion	$P_0 = 0.1 \text{ to } 10\text{W}; \ R_L = 4\Omega$			0.04	1	%
Vos	Output Offset Voltage					250	mV
SVR	Supply Voltage Rejection	$R_S = 10K\Omega$ f = 100Hz	C3 = 22μF C3 = 100μF	45	50 57		dB dB
R _I	Input Resistance				50		ΚΩ
G∨	Voltage Gain				36		dB
Ein	Input Noise Voltage	$\begin{array}{l} R_S = 50\Omega\left(^*\right) \\ R_S = 10K\Omega\left(^*\right) \\ R_S = 50\Omega\left(^{**}\right) \\ R_S = 10K\Omega\left(^{**}\right) \end{array}$			2 2.5 2.7 3.2		μV μV μV μV

(*) Curve A (**) 22Hz to 22KHz



Figure 1: STEREO Test and Application Circuit




Figure 2: P.C. Board and Layout (STEREO) of the circuit of fig. 1 (1:1 scale)




Figure 3: BRIDGE Test and Application Circuit





Figure 4: P.C. Board and Layout (BRIDGE) of the circuit of fig. 3 (1:1 scale)



RECOMMENDED VALUES OF THE EXTERNAL COMPONENTS (ref to the Stereo Test and Application Circuit)

Component	Recommended Value	Purpose	Larger than the Recomm. Value	Smaller than the Recomm. Value
C1	0.22μF	Input Decoup- ling (CH1)	· -	_
C2	0.22μF	Input Decoup- ling (CH2)	_	_
С3	100μF	Supply Voltage Rejection Filter- ing Capacitor	Longer Turn-On Delay Time	Worse Supply Voltage Rejection. Shorter Turn-On Delay Time Danger of Noise (POP)
C4	22μF	Stand-By ON/OFF Delay	Delayed Turn-Off by Stand-By Switch	Danger of Noise (POP)
C5	220μF (min)	Supply By-Pass		Danger of Oscillations
C6	100nF (min)	Supply By-Pass		Danger of Oscillations
C7	2200μF	Output De- coupling CH2	- Decrease of Low Frequency Cut Off - Longer Turn On Delay	- Increase of Low Frequency Cut Off - Shorter Turn On Delay
C8	2200μF	Output De- coupling CH1	- Decrease of Low Frequency Cut Off - Longer Turn On Delay	- Increase of Low Frequency Cut Off - Shorter Turn On Delay

Figure 5: Output Power vs. Supply Voltage (Stereo)




Figure 7: Output Power vs. Supply Voltage (Stereo)




Figure 6: Output Power vs. Supply Voltage (Stereo)




Figure 8: Output Power vs. Supply Voltage (Stereo)




Figure 9: Output Power vs. Supply Voltage (Bridge)




Figure 11: Quiescent Drain Current vs. Supply Voltage




Figure 13: Distortion vs Output Power (Stereo)




Figure 10: Output Power vs Supply Voltage (Bridge)




Figure 12: Distortion vs Output Power (Stereo)




Figure 14: Distortion vs Output Power (Stereo)




Figure 15: Distortion vs. Output Power (Stereo)




Figure 17: Distortion vs. Output Power (Bridge)




Figure 19: SVR vs. Frequency & C₃; (Stereo)




Figure 16: Distortion vs. Output Power (Bridge)




Figure 18: SVR vs. Frequency & C3; (Stereo)





Figure 20: SVR vs. Frequency & C₃; (Bridge)



8/20



Figure 21: SVR vs. Frequency & C3; (Bridge)




Figure 23: Power Dissipation & Efficiency vs. Output Power (Stereo)




Figure 25: Power Dissipation & Efficiency vs. Output Power (Bridge)




Figure 22: Power Dissipation & Efficiency vs.
Output Power (Stereo)





Figure 24: Power Dissipation & Efficiency vs. Output Power (Bridge)



AMPLIFIER ORGANIZATION

The TDA7353 has been developed taking care of the key concepts of the modern power audio amplifier for car radio such as: space and costs saving due to the minimized external count, excellent electrical performances, flexibility in use, superior reliability thanks to a built-in array of protections. As a result the following performances has been achieved:

 NO NEED OF BOOTSTRAP CAPACITORS EVEN AT THE HIGHEST OUTPUT POWER LEVELS

- ABSOLUTE STABILITY WITHOUT EXTER-NAL COMPENSATION THANKS TO THE IN-NOVATIVE OUT STAGE CONFIGURATION, ALSO ALLOWING INTERNALLY FIXED CLOSED LOOP LOWER THAN COMPETI-TORS
- LOW GAIN (30dB STEREO FIXED WITHOUT ANY EXTERNAL COMPONENTS) IN ORDER TO MINIMIZE THE OUTPUT NOISE AND OP-TIMIZE SVR
- SILENT MUTE/ST-BY FUNCTION FEATUR-ING ABSENCE OF POP ON/OFF NOISE
- HIGH SVR
- STEREO/BRIDGE OPERATION WITHOUT ADDITION OF EXTERNAL COMPONENT
- AC/DC SHORT CIRCUIT PROTECTION (TO GND, TO V_S, ACROSS THE LOAD)
- LOUDSPEAKER PROTECTION
- DUMP PROTECTION
- ESD PROTECTION


BLOCK DESCRIPTION

Polarization

The device is organized with the gain resistors directly connected to the signal ground pin i.e. without gain capacitors (fig. 26).

The non inverting inputs of the amplifiers are connected to the SVR pin by means of resistor dividers, equal to the feedback networks. This allows the outputs to track the SVR pin which is sufficiently slow to avoid audible turn-on and turn-off transients.

Figure 26: Block Diagram; Stereo Configuration



SVR

The voltage ripple on the outputs is equal to the one on SVR pin: with appropriate selection of C_{SVR} , more than 55dB of ripple rejection can be obtained.

Delayed Turn-on (muting)

The Č_{SVR} sets a signal turn-on delay too. A circuit is included which mutes the device until the voltage on SVR pin reaches ~2V typ. (fig. 27). The mute function is obtained by duplicating the input differential pair (fig. 28): it can be switched to the signal source or to an internal mute input. This feature is necessary to prevent transients at the inputs reaching the loudspeaker(s) immediately after power-on).

Fig. 27 represents the detailed turn-on transient with reference to the stereo configuration.

At the power-on the output decoupling capacitors are charged through an internal path but the device itself remains switched off (phase 1 of the represented diagram).

When the outputs reach the voltage level of about 1V (this means that there is no presence of short circuits) the device switches on, the SVR capacitor starts charging itself and the output tracks exactly the SVR pin.

During this phase the device is muted until the SVR reaches the "Play" threshold (~2V typ.), after that the music signal starts being played.

Stereo/Bridge Switching

There is also no need for external components for changing from stereo to bridge configuration (figg. 26-29). A simple short circuit between two pins allows phase reversal at one output, yet maintaining the quiescent output voltage.

Stand-by

The device is also equipped with a stand-by function, so that a low current, and hence low cost switch, can be used for turn on/off.

Stability

The device is provided with an internal compensation wich allows to reach low values of closed loop gain.

In this way better performances on S/N ratio and SVR can be obtained.

Figure 27: Turn-on Delay Circuit




Figure 28: Mute Function Diagram




Figure 29: Block Diagram; Bridge Configuration




Figure 30: ICV - PNP Gain vs. Ic




Figure 31: ICV - PNP VCE(sat) vs. Ic






Figure 32: ICV - PNP cut-off frequency vs. Ic



OUTPUT STAGE

Poor current capability and low cutoff frequency are well known limits of the standard lateral PNP. Composite PNP-NPN power output stages have been widely used, regardless their high saturation drop. This drop can be overcome only at the expense of external components, namely, the bootstrap capacitors. The availability of a new 4A isolated collector PNP (ICV PNP) adds versatility to the design. The performance of this component, in terms of gain, V_{CEsat} and cut-off frequency, is shown in fig. 30, 31, 32 respectively. It is realized in a new bipolar technology, characterized by topbottom isolation techniques, allowing the implementation of low leakage diodes, too. It guarantees BV_{CEO} > 20V and BV_{CBO} > 50V both for NPN and PNP transistors. Basically, the connection shown in fig. 33 has been chosen. First of all because its voltage swing is rail-to-rail, limited only by the VCEsat of the output transistors. which are in the range of 0.3Ω each. Then, the gain VOUT/VIN is greater than unity, approximately 1+R2/R1. (VCC/2 is fixed by an auxiliary amplifier common to both channel). It is possible, controlling the amount of this local feedback, to force the loop gain (A * * *) to less than unity at frequencies for which the phase shift is 180°. This means that the output buffer is intrinsically stable and not prone to oscillation.

Figure 33: The New Output Stage



In contrast, with the circuit of fig. 34, the solution adopted to reduce the gain at high frequencies is the use of an external RC network.

AMPLIFIER BLOCK DIAGRAM

The block diagram of each voltage amplifier is shown in fig. 35. Regardless of production spread, the current in each final stage is kept low, with enough margin on the minimum, below which cross-over distortion would appear.

Figure 34: A Classical Output Stage





Figure 35: Amplifier Block Diagram



BUILT-IN PROTECTION SYSTEMS

Short Circuit Protection

The maximum current the device can deliver can be calculated by considering the voltage that may be present at the terminals of a car radio amplifier and the minimum load impedance.

Apart from consideration concerning the area of the power transistors it is not difficult to achieve peak currents of this magnitude (5A peak).

However, it becomes more complicated if AC and DC short circuit protection is also required. In particular, with a protection circuit which limits the output current following the SOA curve of the output transistors it is possible that in some conditions (highly reactive loads, for example) the protection circuit may intervene during normal operation. For this reason each amplifier has been equipped with a protection circuit that intervenes when the output current exceeds 4.5A.


Fig 36 shows the protection circuit for an NPN power transistor (a symmetrical circuit applies to PNP). The VBE of the power is monitored and gives out a signal, available through a cascode.

This cascode is used to avoid the intervention of the short circuit protection when the saturation is below a given limit.

The signal sets a flip-flop which forces the amplifier outputs into a high impedance state.

In case of DC short circuit when the short circuit is removed the flip-flop is reset and restarts the circuit (fig. 40). In case of AC short circuit or load shorted in Bridge configuration, the device is continuously switched in ON/OFF conditions and the current is limited.

Figure 36: Circuitry for Short Circuit Detection



Load Dump Voltage Surge

The TDA 7353 has a circuit which enables it to withstand a voltage pulse train on pin 9, of the

type shown in fig. 38.

If the supply voltage peaks to more than 40V, then an LC filter must be inserted between the supply and pin 9, in order to assure that the pulses at pin 9 will be held within the limits shown.

A suggested LC network is shown in fig. 37. With this network, a train of pulses with amplitude up to 120V and width of 2ms can be applied at point A. This type of protection is ON when the supply voltage (pulse or DC) exceeds 18V. For this reason the maximum operating supply voltage is 18V.

Figure 37.





Figure 38.



Polarity Inversion

High current (up to 10A) can be handled by the device with no damage for a longer period than the blow-out time of a quick 2A fuse (normally connected in series with the supply). This features is added to avoid destruction, if during fitting to the car, a mistake on the connection of the supply is made.

Open Ground

When the radio is in the ON condition and the ground is accidentally opened, a standard audio amplifier will be damaged. On the TDA7353 protection diodes are included to avoid any damage.

DC Voltage

The maximum operating DC voltage for the

TDA7353 is 18V.

However the device can withstand a DC voltage up to 28V with no damage. This could occur during winter if two batteries are series connected to crank the engine.


Thermal Shut-down

The presence of a thermal limiting circuit offers the following advantages:

- an overload on the output (even if it is permanent), or an excessive ambient temperature can be easily withstood.
- 2)the heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no device damage in the case of excessive junction temperature: all happens is that P_{o} (and therefore P_{tot}) and I_{d} are reduced.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); Fig. 39 shows the dissipable power as a function of ambient temperature for different thermal resistance.

Figure 39: Maximum Allowable Power
Dissipation vs. Ambient Temperature




Loudspeaker Protection

The TDA7353 guarantees safe operations even for the loudspeaker in case of accidental shortcircuit.

Whenever a single OUT to GND, OUT to Vs short circuit occurs both the outputs are switched OFF so limiting dangerous DC current flowing through the loudspeaker.

Figure 40: Restart Circuit



APPLICATION HINTS

This section explains briefly how to get the best from the TDA7353 and presents some application circuits with suggestions for the value of the components. These values can change depending on the characteristics that the designer of the car radio wants to obtain, or other parts of the car radio that are connected to the audio block.

To optimize the performance of the audio part it is useful (or indispensable) to analyze also the parts outside this block that can have an interconnection with the amplifier.

This method can provide components and system cost saving.

Reducing Turn On-Off Pop

The TDA7353 has been designed in a way that the turn on(off) transients are controlled through the charge(discharge) of the Csvr capacitor.

As a result of it, the turn on(off) transient spectrum contents is limited only to the subsonic range. The following section gives some brief notes to get the best from this design feature(it will refer mainly to the stereo application which appears to be in most cases the more critical from the pop viewpoint. The bridge connection in fact, due to the common mode waveform at the outputs, does not give pop effect).

TURN-ON

Fig 41 shows the output waveform (before and after the "A" weighting filter) compared to the value of Csvr.

Better pop-on performance is obtained with higher Csvr values (the recommended range is from 22uF to 220uF).

The turn-on delay (during which the amplifier is in mute condition) is a function essentially of : C_{out} , C_{svr} .

Being:


T1
$$\approx$$
 120 • C_{out}
T2 \approx 1200 • C_{svr}

The turn-on delay is given by:


The best performance is obtained by driving the st-by pin with a ramp having a slope slower than 2V/ms

Figure 41:






b) $C_{svr} = 47 \mu F$



c)
$$C_{svr} = 100 \, \mu F$$



TURN-OFF

A turn-off pop can occur if the st-by pin goes low with a short time constant (this can occur if other car radio sections, preamplifiers, radio.. are supplied through the same st-by switch).

This pop is due to the fast switch-off of the internal current generator of the amplifier.

If the voltage present across the load becomes rapidly zero (due to the fast switch off) a small pop occurs, depending also on Cout, Rload.

The parameters that set the switch off time constant of the st-by pin are:

- ♦ the st-by capacitor (Cst-by)
- the SVR capacitor (Csvr)
- resistors connected from st-by pin to ground (Rext)

The time constant is given by:

 $T \approx Csvr \cdot 2000\Omega$ // Rext + Cst-by · 2500 Ω // Rext The suggested time constants are :

T > 120ms with $C_{out}=1000\mu F$, $R_L = 4$ ohm, stereo

T > 170ms with $C_{out}=2200\mu F$, $R_L = 40$ hm, stereo

If Rext is too low the Csvr can become too high and a different approach may be useful (see next section).

Figg 42, 43 show some types of electronic switches (μ P compatible) suitable for supplying the stby pin (it is important that Qsw is able to saturate with $V_{CE} \le 150$ mV).

Also for turn off pop the bridge configuration is su-

perior, in particular the st-by pin can go low faster.

GLOBAL APPROACH TO SOLVING POP PROBLEM BY USING THE MUTING/TURN ON DELAY FUNCTION

In the real case turn-on and turn-off pop problems are generated not only by the power amplifier,but also (very often) by preamplifiers,tone controls,radios etc. and transmitted by the power amplifier to the loudspeaker.

A simple approach to solving these problems is to use the mute characteristics of the TDA7353.

If the SVR pin is at a voltage below 1V, the mute attenuation (typ) is 30dB .The amplifier is in play mode when Vsvr overcomes about 3V.

With the circuit of fig 44 we can mute the amplifier for a time Ton after switch-on and for a time Toff after switch-off. During this period the circuitry that precedes the power amplifier can produce spurious spikes that are not transmitted to the loud-speaker. This can give back a very simple design of this circuitry from the pop point of view.

A timing diagram of this circuit is illustrated in fig 45. Other advantages of this circuit are:

- A reduced time constant allowance of stand-by pin turn off.Consequently it is possible to drive all the car-radio with the signal that drives this pin.
- -A better turn-off noise with signal on the output.

To drive two stereo amplifiers with this circuit it is possible to use the circuit of fig 46.

Figure 42




Figure 43




Figure 44 **←** VCC 47K Qsw BC177 2.2K INPUT ON/OFF PULSE 22K → to ST-BY pin BC107 10k 2 470 to SVR pin 22K 100K BC107 100uF GND M90TDA7350-46

Figure 45





Figure 46



BALANCE INPUT IN BRIDGE CONFIGURATION

A helpful characteristic of the TDA7353 is that,in bridge configuration, a signal present on both the input capacitors is amplified by the same amount

and it is present in phase at the outputs, so this signal does not produce effects on the load. The typical value of CMRR is 46 dB.

Looking at fig 47, we can see that a noise signal from the ground of the power amplifier to the ground of the hypothetical preamplifier is amplified of a factor equal to the gain of the amplifier (2 • GV).

Using a configuration of fig. 48 the same ground noise is present at the output multiplied by the factor 2 • Gy/200.

This means less distortion,less noise (e.g. motor cassette noise) and/or a simplification of the layout of PC board.

The only limitation of this balanced input is the maximum amplitude of common mode signals (few tens of millivolt) to avoid a loss of output power due to the common mode signal on the output, but in a large number of cases this signal is within this range.

HIGH GAIN ,LOW NOISE APPLICATION

The following section describes a flexible preamplifier having the purpose to increase the gain of the TDA7353.

Figure 47






Figure 48



A two transistor network (fig. 49) has been adopted whose components can be changed in order to achieve the desired gain without affecting the good performances of the audio amplifier itself. The recommended values for 40 dB overall gain are:

Resistance	Stereo	Bridge
R1	10ΚΩ	10KW
R2	4.3KΩ	16ΚΩ
R3	10KΩ	24ΚΩ
R4	50KΩ	50KΩ

Figure 49





TDA7360

22W BRIDGE / STEREO AUDIO AMPLIFIER WITH CLIPPING DETECTOR

PRELIMINARY DATA


- VERY FEW EXTERNAL COMPONENTS
- NO BOUCHEROT CELLS
- NO BOOSTRAP CAPACITORS
- HIGH OUTPUT POWER
- NO SWITCH ON/OFF NOISE
- VERY LOW STAND-BY CURRENT
- FIXED GAIN (20dB STEREO)
- PROGRAMMABLE TURN-ON DELAY
- CLIPPING DETECTOR

Protections:

- OUTPUT AC-DC SHORT CIRCUIT TO GROUND AND TO SUPPLY VOLTAGE
- VERY INDUCTIVE LOADS
- LOUDSPEAKER PROTECTION
- OVERRATING CHIP TEMPERATURE
- LOAD DUMP VOLTAGE
- FORTUITOUS OPEN GROUND
- FSD

DESCRIPTION

The TDA7360 is a new technology class AB Audio Power Amplifier in the Multiwatt[®] package designed for car radio applications.




Thanks to the fully complementary PNP/NPN output configuration the high power performance of the TDA7360 is obtained without bootstrap capacitors.


A delayed turn-on mute circuit eliminates audible on/off noise, and a novel short circuit protection system prevents spurious intervention with highly inductive loads.

The device provides a circuit for the detection of clipping in the output stages. The output, an open collector, is able to drive systems with automatic volume control.

APPLICATION CIRCUIT (BRIDGE)



PIN CONNECTION (Top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test Conditions	Unit
V_S	Operating Supply Voltage	18	V
V_S	DC Supply Voltage	28	V
Vs	Peak Supply Voltage (for t = 50ms)	50	V
Ιο	Output Peak Current (non rep. for t = 100µs)	5	A
Ιο	Output Peak Current (rep. freq. > 10Hz)	4	А
P _{tot}	Power Dissipation at T _{case} = 85°C	36	W
T _{stg,} T _J	Storage and Junction Temperature	-40 to 150	°C

THERMAL DATA

Symbol	Description		Unit
R _{th j-case}	Thermal Resistance Junction-case Max	1.8	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the test circuits, $T_{amb} = 25^{\circ}C$, $V_{S} = 14.4V$, f = 1KHz unless otherwise specified)

Symbol	Parameter	Test Condition		Min.	Тур.	Max.	Unit
Vs	Supply Voltage Range			8		18	V
ld	Total Quiescent Drain Current	stereo configuration				120	mA
A _{SB}	Stand-by attenuation			60	80		dB
I _{SB}	Stand-by Current					100	μΑ
Ico	Clip Detector Average Current	Pin 2 pull up to 5V	d = 1%		70		μΑ
·		with 10KΩ	d = 5%		130		μ A

STEREO

Po	Output Power (each channel)	$d = 10\%$ $R_L = 1.6\Omega$ $R_L = 2\Omega$ $R_L = 3.2\Omega$ $R_L = 4\Omega$		7	12 11 8 6.5		W W W
d	Distortion	Po = 0.1 to 4W	$R_L = 3.2\Omega$		0.05	0.5	%
SVR	Supply Voltage Rejection	$R_S = 10K\Omega$ f = 100Hz	C3 = 22μF C3 = 100μF	45	62		dB dB
СТ	Crosstalk	f = 1KHz f = 10KHz		45	55		dB dB
Ri	Input Resistance				50		ΚΩ
Gv	Voltage Gain				20		dB
Gv	Voltage Gain Match					1	dB
E _{IN}	Input Noise Voltage	22 Hz to 22KHz	$\begin{array}{l} RS = 50\Omega \\ R_S = 10K\Omega \end{array}$		2.5 3	7	μV μ V

BRIDGE

Vos	Output Offset Voltage					250	mV
Po	Output Power	$\begin{array}{l} d=10\%;R_L=4\Omega\\ d=10\%;R_L=3.2\Omega \end{array}$		16	20 22		W W
d	Distortion	$P_0 = 0.1 \text{ to } 10W;$	$P_0 = 0.1 \text{ to } 10\text{W}; \ R_L = 3.2\Omega$		0.05	1	%
SVR	Supply Voltage Rejection	$R_S = 10K\Omega$ f = 100Hz	C3 = 22μF C3 = 100μF	45	62		dB dB
Rı	Input Resistance				50		ΚΩ
Gv	Voltage Gain				26		dB
E _{IN}	Input Noise Voltage	22Hz to 22KHz	$R_S = 50\Omega$ $R_S = 10K\Omega$		3.5 4		μV μV

Figure 1: STEREO Test and Application Circuit




Figure 2: P.C. Board and Component Layout (STEREO) of the circuit of fig. 1 (1:1 scale)




Figure 3: BRIDGE Test and Application Circuit





Figure 4: P.C. Board and Layout (BRIDGE) of the circuit of fig. 3 (1:1 scale)



RECOMMENDED VALUES OF THE EXTERNAL COMPONENTS (ref to the Stereo Test and Application Circuit)

Component	Recommended Value	Purpose	Larger than the Recomm. Value	Smaller than the Recomm. Value
C1	0.2 2 μ F	Input Decoup- ling (CH1)		_
C2	0.22μF	Input Decoup- ling (CH2)	_	· <u>-</u>
C3	100μF	Supply Voltage Rejection Filter- ing Capacitor	Longer Turn-On Delay Time	 Worse Supply Voltage Rejection. Shorter Turn-On Delay Time Danger of Noise (POP)
C4	22μF	Stand-By ON/OFF Delay	Delayed Turn-Off by Stand-By Switch	Danger of Noise (POP)
C5	2 2 0μF (min)	Supply By-Pass		Danger of Oscillations
C6	100nF (min)	Supply By-Pass		Danger of Oscillations
C7	2200μF	Output De- coupling CH2	- Decrease of Low Frequency Cut Off - Longer Turn On Delay	- Increase of Low Frequency Cut Off - Shorter Turn On Delay
C8	2200μF	Output De- coupling CH1	- Decrease of Low Frequency Cut Off - Longer Turn On Delay	- Increase of Low Frequency Cut Off - Shorter Turn On Delay

Figure 5: Output Power vs. Supply Voltage (Stereo)




Figure 7: Output Power vs. Supply Voltage (Stereo)




Figure 6: Output Power vs. Supply Voltage (Stereo)





Figure 8: Output Power vs. Supply Voltage (Bridge)



6/19

Figure 9: Output Power vs. Supply Voltage (Bridge)




Figure 11: Distortion vs Output Power (Stereo)




Figure 13: Distortion vs Output Power (Stereo)




Figure 10: Drain Current vs Supply Voltage (Stereo)




Figure 12: Distortion vs Output Power (Stereo)




Figure 14: Distortion vs Output Power (Bridge)




Figure 15: Distortion vs. Output Power




Figure 17: SVR vs. Frequency & C_{3 (Bridge)}




Figure 19: Power Dissipation & Efficiency vs.
Output Power (Stereo)




Figure 16: SVR vs. Frequency & C₃ (Stereo)




Figure 18: Crosstalk vs. Frequency (Stereo)




Figure 20: Power Dissipation & Efficiency vs.
Output Power (Stereo)




Figure 21: Power Dissipation & Efficiency vs.
Output Power (Bridge)





Figure 22: Power Dissipation & Efficiency vs. Output Power (Bridge)



AMPLIFIER ORGANIZATION

The TDA7360 has been developed taking care of the key concepts of the modern power audio amplifier for car radio such as: space and costs saving due to the minimized external count, excellent electrical performances, flexibility in use, superior reliability thanks to a built-in array of protections. As a result the following performances has been achieved:

- NO NEED OF BOOTSTRAP CAPACITORS EVEN AT THE HIGHEST OUTPUT POWER LEVELS
- ABSOLUTE STABILITY WITHOUT EXTER-NAL COMPENSATION THANKS TO THE IN-NOVATIVE OUT STAGE CONFIGURATION, ALSO ALLOWING INTERNALLY FIXED CLOSED LOOP LOWER THAN COMPETI-TORS

- LOW GAIN (20dB STEREO FIXED WITHOUT ANY EXTERNAL COMPONENTS) IN ORDER TO MINIMIZE THE OUTPUT NOISE AND OP-TIMIZE SVR
- SILENT MUTE/ST-BY FUNCTION FEATUR-ING ABSENCE OF POP ON/OFF NOISE
- HIGH SVR
- STEREO/BRIDGE OPERATION WITHOUT ADDITION OF EXTERNAL COMPONENT
- AC/DC SHORT CIRCUIT PROTECTION (TO GND, TO V_S, ACROSS THE LOAD)
- LOUDSPEAKER PROTECTION
- DUMP PROTECTION
- ESD PROTECTION

BLOCK DESCRIPTION

Polarization

The device is organized with the gain resistors directly connected to the signal ground pin i.e. without gain capacitors (fig. 23).

The non inverting inputs of the amplifiers are connected to the SVR pin by means of resistor dividers, equal to the feedback networks. This allows the outputs to track the SVR pin which is sufficiently slow to avoid audible turn-on and turn-off transients.

SVR

The voltage ripple on the outputs is equal to the one on SVR pin: with appropriate selection of C_{SVR}, more than 60dB of ripple rejection can be obtained.

Delayed Turn-on (muting)

The Č_{SVR} sets a signal turn-on delay too. A circuit is included which mutes the device until the voltage on SVR pin reaches ~2.5V typ. (fig. 25). The mute function is obtained by duplicating the input differential pair (fig. 24): it can be switched to the signal source or to an internal mute input. This feature is necessary to prevent transients at the inputs reaching the loudspeaker(s) immediately after power-on).

Fig. 25 represents the detailed turn-on transient with reference to the stereo configuration.

At the power-on the output decoupling capacitors are charged through an internal path but the device itself remains switched off (phase 1 of the represented diagram).

When the outputs reach the voltage level of about 1V (this means that there is no presence of short circuits) the device switches on, the SVR capacitor starts charging itself and the output tracks exactly the SVR pin.

During this phase the device is muted until the SVR reaches the "Play" threshold (~2.5V typ.), after that the music signal starts being played.

Stereo/Bridge Switching

There is also no need for external components for changing from stereo to bridge configuration (figg. 23-26). A simple short circuit between two pins allows phase reversal at one output, yet maintaining the quiescent output voltage.

Stand-by

The device is also equipped with a stand-by func-

Figure 23: Block Diagram; Stereo Configuration

tion, so that a low current, and hence low cost switch, can be used for turn on/off.

Stability

The device is provided with an internal compensation wich allows to reach low values of closed loop gain.

In this way better performances on S/N ratio and SVR can be obtained.





Figure 24: Mute Function Diagram



10/19

SGS-THOMSON MICROELECTRONICS

Figure 25: Turn-on Delay Circuit






Figure 26: Block Diagram; Bridge Configuration



CLIP DETECTOR

The TDA7360 is equipped with an internal circuit able to detect the output stage saturation providing a proper current sinking into an open collector

Figure 27: Dual Channel Distortion Detector



out. (pin2) when a certain distortion level is reached at each output. This particular function allows compression facility whenever the amplifier is overdriven, so obtaining high quality sound at all listening levels.

Figure 28: Output at Clipping Detector Pin vs. Signal Distortion




Figure 29: ICV - PNP Gain vs. Ic




Figure 30: ICV - PNP V_{CE(sat)} vs. I_C






Figure 31: ICV - PNP cut-off frequency vs. Ic



OUTPUT STAGE

Poor current capability and low cutoff frequency are well known limits of the standard lateral PNP. Composite PNP-NPN power output stages have been widely used, regardless their high saturation drop. This drop can be overcome only at the expense of external components, namely, the bootstrap capacitors. The availability of 4A isolated collector PNP (ICV PNP) adds versatility to the design. The performance of this component, in terms of gain, V_{CEsat} and cut-off frequency, is shown in fig. 29, 30, 31 respectively. It is realized in a new bipolar technology, characterized by topbottom isolation techniques, allowing the implementation of low leakage diodes, too. It guarantees BV_{CEO} > 20V and BV_{CBO} > 50V both for NPN and PNP transistors. Basically, the connection shown in fig. 32 has been chosen. First of all because its voltage swing is rail-to-rail, limited only by the VCEsat of the output transistors, which are in the range of 0.3Ω each. Then, the gain VOUT/VIN is greater than unity, approximately 1+R2/R1. (VCC/2 is fixed by an auxiliary amplifier common to both channel). It is possible, controlling the amount of this local feedback, to force the loop gain (A * β) to less than unity at frequencies for which the phase shift is 180°. This means that the output buffer is intrinsically stable and not prone to oscillation.

Figure 32: The New Output Stage



In contrast, with the circuit of fig. 33, the solution adopted to reduce the gain at high frequencies is the use of an external RC network.

AMPLIFIER BLOCK DIAGRAM

The block diagram of each voltage amplifier is shown in fig. 34. Regardless of production spread, the current in each final stage is kept low, with enough margin on the minimum, below which cross-over distortion would appear.

Figure 33: A Classical Output Stage





Figure 34: Amplifier Block Diagram



BUILT-IN PROTECTION SYSTEMS

Short Circuit Protection

The maximum current the device can deliver can be calculated by considering the voltage that may be present at the terminals of a car radio amplifier and the minimum load impedance.

Apart from consideration concerning the area of the power transistors it is not difficult to achieve peak currents of this magnitude (5 A peak).

However, it becomes more complicated if AC and DC short circuit protection is also required. In particular, with a protection circuit which limits the output current following the SOA curve of the output transistors it is possible that in some conditions (highly reactive loads, for example) the protection circuit may intervene during normal operation. For this reason each amplifier has been equipped with a protection circuit that intervenes when the output current exceeds 4A


Fig 35 shows the protection circuit for an NPN power transistor (a symmetrical circuit applies to PNP). The VBE of the power is monitored and gives out a signal, available through a cascode.

This cascode is used to avoid the intervention of the short circuit protection when the saturation is below a given limit.

The signal sets a flip-flop which forces the amplifier outputs into a high impedance state.

In case of DC short circuit when the short circuit is removed the flip-flop is reset and restarts the circuit (fig. 39). In case of AC short circuit or load shorted in Bridge configuration, the device is continuously switched in ON/OFF conditions and the current is limited.

Figure 35: Circuitry for Short Circuit Detection



Load Dump Voltage Surge

The TDA 7360 has a circuit which enables it to withstand a voltage pulse train on pin 9, of the type shown in fig. 37.

If the supply voltage peaks to more than 50V, then an LC filter must be inserted between the supply and pin 9, in order to assure that the pulses at pin 9 will be held within the limits shown.

A suggested LC network is shown in fig. 36.

With this network, a train of pulses with amplitude up to 120V and width of 2ms can be applied at point A. This type of protection is ON when the supply voltage (pulse or DC) exceeds 18V. For this reason the maximum operating supply voltage is 18V.

Figure 36





Figure 37



Polarity Inversion

High current (up to 10A) can be handled by the device with no damage for a longer period than the blow-out time of a quick 2A fuse (normally connected series with the supply). This features is added to avoid destruction, if during fitting to the car, a mistake on the connection of the supply is made.

Open Ground

When the radio is in the ON condition and the ground is accidentally opened, a standard audio amplifier will be damaged. On the TDA7360 protection diodes are included to avoid any damage.

DC Voltage

The maximum operating DC voltage for the TDA7360 is 18V.

However the device can withstand a DC voltage up to 28V with no damage. This could occur dur-

ing winter if two batteries are series connected to crank the engine.

Thermal Shut-down


The presence of a thermal limiting circuit offers the following advantages:

 an overload on the output (even if it is permanent), or an excessive ambient temperature can be easily withstood.

2)the heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no device damage in the case of excessive junction temperature: all happens is that P_o (and therefore P_{tot}) and I_d are reduced.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); Fig. 38 shows the dissipable power as a function of ambient temperature for different thermal resistance.

Figure 38: Maximum Allowable Power
Dissipation vs. Ambient Temperature




Loudspeaker Protection

The TDA7360 guarantees safe operations even for the loudspeaker in case of accidental shortcircuit.

Whenever a single OUT to GND, OUT to Vs short circuit occurs both the outputs are switched OFF so limiting dangerous DC current flowing through the loudspeaker.

Figure 39: Restart Circuit



APPLICATION HINTS

This section explains briefly how to get the best from the TDA7360 and presents some application circuits with suggestions for the value of the components. These values can change depending on the characteristics that the designer of the car radio wants to obtain, or other parts of the car radio that are connected to the audio block.

To optimize the performance of the audio part it is useful (or indispensable) to analyze also the parts outside this block that can have an interconnection with the amplifier.

This method can provide components and system cost saving.

Reducing Turn On-Off Pop

The TDA7360 has been designed in a way that the turn on(off) transients are controlled through the charge(discharge) of the Csvr capacitor.

As a result of it, the turn on(off) transient spectrum contents is limited only to the subsonic range. The following section gives some brief notes to get the best from this design feature(it will refer mainly to the stereo application which appears to be in most cases the more critical from the pop viewpoint. The bridge connection in fact, due to the common mode waveform at the outputs, does not give pop effect).

TURN-ON

Fig 40 shows the output waveform (before and after the "A" weighting filter) compared to the value of Csvr.

Better pop-on performance is obtained with higher Csvr values (the recommended range is from 22uF to 220uF).

The turn-on delay (during which the amplifier is in mute condition) is a function essentially of : C_{out} , C_{syr} .

Beina:

$$T1 \approx 120 \cdot C_{out}$$

 $T2 \approx 1200 \cdot C_{syr}$


The turn-on delay is given by:

T1+T2 STEREO T2 BRIDGE


The best performance is obtained by driving the st-by pin with a ramp having a slope slower than 2V/ms

Figure 40:


a) $C_{svr} = 22 \mu F$



b) $C_{svr} = 47 \mu F$



c) $C_{svr} = 100 \, \mu F$



TURN-OFF

A turn-off pop can occur if the st-by pin goes low with a short time constant (this can occur if other car radio sections, preamplifiers, radio.. are supplied through the same st-by switch).

This pop is due to the fast switch-off of the inter-

nal current generator of the amplifier.

If the voltage present across the load becomes rapidly zero (due to the fast switch off) a small pop occurs, depending also on Cout, Rload.

The parameters that set the switch off time constant of the st-by pin are:

- the st-by capacitor (Cst-by)
- the SVR capacitor (Csvr)
- resistors connected from st-by pin to ground (Rext)

The time constant is given by:

 $T \approx \text{Csvr} \cdot 2000\Omega$ // Rext + Cst-by $\cdot 2500\Omega$ // Rext The suggested time constants are :

T > 120ms with $C_{out}=1000\mu F$, $R_L=40$ hm, stereo

T > 170 ms with C_{out} =2200 μ F, R_L = 40hm,stereo

If Rext is too low the Csvr can become too high and a different approach may be useful (see next section).

Figg 41, 42 show some types of electronic switches (μ P compatible) suitable for supplying the stby pin (it is important that Qsw is able to saturate with $V_{CE} \le 150$ mV).

Also for turn off pop the bridge configuration is su-

perior, in particular the st-by pin can go low faster.

GLOBAL APPROACH TO SOLVING POP PROBLEM BY USING THE MUTING/TURN ON DELAY FUNCTION

In the real case turn-on and turn-off pop problems are generated not only by the power amplifier,but also (very often) by preamplifiers,tone controls,radios etc. and transmitted by the power amplifier to the loudspeaker.

A simple approach to solving these problems is to use the mute characteristics of the TDA7360.

If the SVR pin is at a voltage below 1.5 V, the mute attenuation (typ) is 30dB .The amplifier is in play mode when Vsvr overcomes 3.5 V.

With the circuit of fig 43 we can mute the amplifier for a time Ton after switch-on and for a time Toff after switch-off. During this period the circuitry that precedes the power amplifier can produce spurious spikes that are not transmitted to the loud-speaker. This can give back a very simple design of this circuitry from the pop point of view.

A timing diagram of this circuit is illustrated in fig 44. Other advantages of this circuit are:

- A reduced time constant allowance of stand-by pin turn off.Consequently it is possible to drive all the car-radio with the signal that drives this pin.
- -A better turn-off noise with signal on the output.

To drive two stereo amplifiers with this circuit it is possible to use the circuit of fig 45.

Figure 41




Figure 42




Figure 43




Figure 44





Figure 45



BALANCED INPUT IN BRIDGE CONFIGURATIONA helpful characteristic of the TDA7360 is that,in

bridge configuration, a signal present on both the input capacitors is amplified by the same amount and it is present in phase at the outputs, so this signal does not produce effects on the load. The typical value of CMRR is 46 dB.

Looking at fig 46, we can see that a noise signal from the ground of the power amplifier to the ground of the hypothetical preamplifier is amplified of a factor equal to the gain of the amplifier (2 * Gv).

Using a configuration of fig. 47 the same ground noise is present at the output multiplied by the factor 2 * Gy/200.

This means less distortion,less noise (e.g. motor cassette noise) and/or a simplification of the layout of PC board.

The only limitation of this balanced input is the maximum amplitude of common mode signals (few tens of millivolt) to avoid a loss of output power due to the common mode signal on the output, but in a large number of cases this signal is within this range.

Figure 46





Figure 47



.

TDA7361



LOW VOLTAGE NBFM IF SYSTEM

- OPERATION FROM 1.8V TO 9V
- LOW DRAIN CURENT $(4mA, V_s = 4V)$
- HIGH SENSITIVITY (-3dB INPUT LIMITING AT 3μV)
- 8µV INPUT FOR 20dB S/N
- LOW EXTERNAL FAIR COUNT

The TDA7361 is a low-power narrow band FM IF demodulation system operable to less than 2V supply voltage.

The device includes Oscillator, Mixer, Limiting Amplifier, Quadrature Discriminator, Op. Amp. Squelch, Scan Control and Mute Switch.

The TDA7361 is designed for use in NBFM dual conversion communication equipments using a 455KHz ceramic filter like cordless telephones, walkie-talkies, scan receivers, etc.






DIP-16 Plastic (0.25)

SO-16

ORDERING NUMBERS: TDA7361 (DIP-16)

TDA7361 (DIP-16) TDA7361D (SO-16)

BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

V_s	Supply voltage	9	V
V_1	RF input voltage (pin 16)	1	V_{rms}
V ₈	Detector input voltage	1	V_{pp}
V_{14}	Mute function voltage	-0.5 to 5	V
T_{op}	Operating ambient temperature	0 to 70	°C
T_{stg}	Storage temperature	-65 to 150	°C

CONNECTION DIAGRAM

(Top view)



THERM	AL DATA	DIP-16	SO-16	
$R_{th j-amb}$	Thermal resistance junction-ambient	max	100°C/W	200°C/W

PIN FUNCTION

N°	NAME	FUNCTION	
1-2	XTAL OSCILLATOR	Connections for the Colpitts XTAL oscillator. The XTAL may be replaced by an inductor (see fig. 5) if the application does not require high stability.	
3	MIXER OUT	The Mixer is double balanced to reduce spurious products. The output impedance is 1.8K Ω to match the input impedance of a 455KHz ceramic filter.	
4	SUPPLY VOLTAGE	Must be well decoupled with a 100nF ceramic capacitor	
5	IF LIMITER INPUT	Input pin of the six stages amplifier with about 50 μ V limiting sensitivity and 1.8K Ω input impedance. The if output is connected to the external quadrature coil (pin 8) via an internal 10pF capacitor.	
6-7	DECOUPLING	Good quality 100nF ceramic capacitors and a suitable layout are important.	
8	QUADRATURE COIL	A quadrature detector is used to demodulate the 455KHz FM signal. The Q of the quad coil has direct effect on output level and distortion (see fig. 6). For proper operation the voltage should be 100mV _{rms} .	
9	AUDIO OUTPUT SIGNAL	The audio Output signal is buffered by an in- emitter follower.	
10	OP AMPLIFIER INPUT	Because of the Low DC bias, the swing on the operat amplifier output is limited to 500mV _{rms} .	
11	OP AMPLIFIER OUTPUT	This can be increased by adding a resistor from the operational amplifier input to ground.	
12	SQUELCH INPUT	The squelch trigger circuit with a Low bias on the input	
13	SCAN CONTROL	(pin 12) will force pin 13 high; and pin 14 Low. Pulling pin 12 above mute threshold (0.65V) will force pin 13 to an impedance of about $60 \text{K}\Omega$ to ground and	
14	MUTE	pin 14 will be an open circuit. An hysteresis of about 50mV at pin 12 will effective prevent jitter.	
15	GND	Ground connection.	
16	10.7MHz MIXER INPUT	Input of the wide-band mixer. Normally used as 10MHz/455KHz converter, it can be also used with input frequencies up to 60MHz.	

ELECTRICAL CHARACTERISTICS ($V_s=4V$; $f_o=10.7MHz$; $\Delta f=\pm 3KHz$; $f_m=1KHz$; $T_{amb}=25^{\circ}C$ unless otherwise noted)

	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _s	Supply voltage range		1.8	4	9	V
Is	Supply current	Squelch OFF Squelch ON		3.8 4.7		mA
Vi	Input quieting voltage	S/N = 20dB		8		μV
Vi	Input limiting voltage	-3dB limiting		3		μV
Vo	Recovered audio output	V _i = 10mV		150		mV _{rms}
V ₉	Detector output voltage			1.5		V _{DC}
R ₉	Detector output impedance			400		Ω
	Detector center frequency slope			150		mV/KHz
G _v	Operational amplifier gain	$f = 10KHz$ $G_v = V_{11}/V_{10}$	40	55		dB
V ₁₁	Operational amplifier output voltage			1.5		V _{DC}
I _B	Operational amplifier input bias current	Pin 10		20		nA
V _T	Trigger hysteresis			50		mV
R _m	Mute switching impedance	LOW		50		Ω
		HIGH		10		MΩ
V ₁₃	Scan voltage	Pin 12 HIGH (2V) Pin 12 LOW (0V)	3.0	0 3.4	0.5	V _{DC}
G _c	M ixer converter gain			30		dB
Ri	Input resistance			3.3		ΚΩ
Ci	Input capacitance			2.2		pF

Fig. 2 - Test circuit




Fig. 3 - Supply current vs. supply voltage




Fig. 4 - FM IF characteristics




Fig. 5 - Colpitts XTAL oscillator





Fig. 6 - Effect of quadrature coil "Q" on audio level and distortion





2x8W CAR RADIO AMPLIFIER WITH CLIPPING DETECTOR

ADVANCE DATA

- VERY FEW EXTERNAL COMPONENTS
- NO BOUCHEROT CELLS
- NO BOOTSTRAP CAPACITORS
- FIXED GAIN (30dB)
- LOW OUTPUT VOLTAGE DROP
- NO SWITCH ON/OFF NOISE
- VERY LOW STAND-BY CURRENT
- PROGRAMMABLE TURN-ON DELAY
- CLIPPING DETECTION

PROTECTIONS:

- OUTPUT AC-DC SHORT CIRCUIT TO GROUND AND TO SUPPLY VOLTAGE
- VERY INDUCTIVE LOADS
- OVERRATING CHIP TEMPERATURE
- LOAD DUMP VOLTAGE
- FORTUITOUS OPEN GROUND
- ESD

DESCRIPTION

The TDA7362 is a new technology class AB Audio Power Amplifier in Multiwatt package de-

•




signed for car radio applications.

Thanks to the fully complementary PNP/NPN output configuration the power performances of the TDA7362 are obtained without the boostrap capacitors.


A delayed turn-on mute circuit eliminates audible on/off noise, and a novel short circuit protection system prevents spurious intervention with highly inductive loads.

The device provides a circuit for the detection of clipping in the output stages. The output, an open collector, is able to drive systems with automatic volume control.



May 1991

PIN CONNECTION (Top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	DC Supply Voltage	28	V
V _{OP}	Operating Supply Voltage	18	V _
V _{PEAK}	Peak Supply Voltage (t = 50ms)	40	V
lo	Output Peak Current (non repetitive t = 100μs)	5	Α
lo	Output Peak Current (repetitive f > 10Hz)	4	Α
P _{tot}	Power Dissipation T _{case} = 85°C	36	W
T _{stg} , T _j	Storage and Junction Temperature	-40 to 150	°C

THERMAL DATA

Symbol	Description		Value	Unit
R _{th j-case}	Thermal Resistance Junction-case	Max	1.8	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the test circuits, $V_S = 14.4V$; f = 1KHz, $T_{amb} = 25^{\circ}C$, unless otherwise specified

Symbol	Parameter	Test Condition		Тур.	Max.	Unit
Vs	Supply Voltage Range		8		18	V
ld	Total Quiescent Drain Current				150	mA
A _{SB}	Stand-by attenuation		60	80		dB
I _{SB}	Stand-by Current				100	μΑ
lco	Clip Detector Average Current	d = 1% pin2 pull-up to 5V with 10KΩ R_L = 3.2Ω		70		μА
		d = 10% pin2 pull-up to 5V with 10KΩ R_L = 3.2Ω		120		μΑ
Po	Output Power (each channel)			11 8 6.5		W W W
		$\label{eq:controller} \begin{array}{l} d=10\%; \ V_S=13.2V \\ R_L=2\Omega \\ R_L=3.2\Omega \\ R_L=4\Omega \end{array}$		9 6.5 5.5		W W W
d	Distortion	$P_0 = 0.1 \text{ to } 4W; R_L = 3.2\Omega$			0.5	%
SVR	Supply Voltage Rejection	$R_S = 10 K \Omega$ f = 100Hz C3 = 22 μ F 40 C3 = 100 μ F		57		dB dB
СТ	Crosstalk	f = 1KHz f = 10KHz	40 57			dB dB
Ri	Input Resistance		30	30 50		ΚΩ
Gv	Voltage Gain		27	29	31	dB
Gv	Voltage Gain Match				1	dB
E _{IN}	Input Noise Voltage	$\begin{aligned} R_S &= 50\Omega\left(^*\right) \\ R_S &= 10K\Omega\left(^*\right) \\ R_S &= 50\Omega\left(^{**}\right) \\ R_S &= 10K\Omega\left(^{**}\right) \end{aligned}$		1.5 2 2	7	μV μV μV μV
T _{sd}	Thermal Shutdown Junction Temperature			145		°C

^(*) Curve A (**) 22Hz to 22KHz

Figure 1: Test and Application Circuit





Figure 2: P.C. Board and Component Layout of the Circuit of Fig. 1 (1:1 scale)



RECOMMENDED VALUES OF THE EXTERNAL COMPONENTS (ref to the Test and Application Circuit)

Component	Recommended Value	Purpose	Larger than the Recomm. Value	Smaller than the Recomm. Value
C1	0.22μF	Input Decoup- ling (CH1)		_
C2	0.22μF	Input Decoup- ling (CH2)		
C3	100μF	Supply Voltage Rejection Filter- ing Capacitor	Longer Turn-On Delay Time	Worse Supply Voltage Rejection. Shorter Turn-On Delay Time Danger of Noise (POP)
C4	22μF	Stand-By ON/OFF Delay	Delayed Turn-Off by Stand-By Switch	Danger of Noise (POP)
C5	220μF (min)	Supply By-Pass		Danger of Oscillations
C6	100nF (min)	Supply By-Pass		Danger of Oscillations
C 7	2200μF	Output De- coupling CH2	- Decrease of Low Frequency Cut Off - Longer Turn On Delay	- Increase of Low Frequency Cut Off - Shorter Turn On Delay
C8	2200μF	Output De- coupling CH1	- Decrease of Low Frequency Cut Off - Longer Turn On Delay	- Increase of Low Frequency Cut Off - Shorter Turn On Delay

Figure 3: Output Power vs. Supply Voltage




Figure 5: Output Power vs. Supply Voltage




Figure 4: Output Power vs. Supply Voltage




Figure 6: Drain Current vs. Supply Voltage




Figure 7: Distortion vs. Output Power




Figure 9: Distortion vs. Output Power




Figure 11: SVR vs. Frequency & C3




Figure 8: Distortion vs. Output Power




Figure 10: SVR vs. Frequency & C3





Figure 12: Crosstalk vs. Frequency



6/17



Figure 13: Power Dissipation & Efficiency vs.
Output Power





Figure 14: Power Dissipation & Efficiency vs.
Output Power



AMPLIFIER ORGANIZATION

The TDA7362 has been developed taking care of the key concepts of the modern power audio amplifier for car radio such as: space and costs saving due to the minimized external count, excellent electrical performances, flexibility in use, superior reliability thanks to a built-in array of protections. As a result the following performances has been achieved:

- NO NEED OF BOOTSTRAP CAPACITORS
- ABSOLUTE STABILITY WITHOUT EXTER-NAL COMPENSATION THANKS TO THE IN-NOVATIVE OUT STAGE CONFIGURATION.

- ALSO ALLOWING INTERNALLY FIXED CLOSED LOOP LOWER THAN COMPETITORS
- LOW GAIN (30dB FIXED WITHOUT ANY EXTERNAL COMPONENTS) IN ORDER TO MINIMIZE THE OUTPUT NOISE AND OPTIMIZE SVR
- SILENT MUTE/ST-BY FUNCTION FEATUR-ING ABSENCE OF POP ON/OFF NOISE
- HIGH SVR
- AC/DC SHORT CIRCUIT PROTECTION (TO GND, TO V_S, ACROSS THE LOAD)
- LOUDSPEAKER PROTECTION
- DUMP PROTECTION
- ESD PROTECTION

BLOCK DESCRIPTION

Polarization

The device is organized with the gain resistors directly connected to the signal ground pin i.e. without gain capacitors (fig. 15).

The non inverting inputs of the amplifiers are connected to the SVR pin by means of resistor dividers, equal to the feedback networks. This allows the outputs to track the SVR pin which is sufficiently slow to avoid audible turn-on and turn-off transients.

SVR

The voltage ripple on the outputs is equal to the one on SVR pin: with appropriate selection of C_{SVR} , more than 55dB of ripple rejection can be obtained.

Delayed Turn-on (muting)

The C_{SVR} sets a signal turn-on delay too. A circuit is included which mutes the device until the voltage on SVR pin reaches ~2.5V (fig. 16). The mute function is obtained by duplicating the input differential pair (fig. 17): it can be switched to the signal source or to an internal mute input. This feature is necessary to prevent transients at the inputs reaching the loudspeaker(s) immediately after power-on).

Fig. 17 represents the detailed turn-on transient. At the power-on the output decoupling capacitors are charged through an internal path but the device itself remains switched off (Phase 1 of the represented diagram).

When the outputs reach the voltage level of about 1V (this means that there is no presence of short circuits) the device switches on, the SVR capacitor starts charging itself and the output tracks exactly the SVR pin.

During this phase the device is muted until the SVR reaches the "Play" threshold (~2.5V), after that the music signal starts being played.



Stand-by

The device is also equipped with a stand-by function, so that a low current, and hence low cost switch, can be used for turn on/off.

Stability

The device is provided with an internal compensation wich allows to reach low values of closed loop gain.

In this way better performances on S/N ratio and SVR can be obtained.

Figure 15: Block Diagram; Stereo Configuration






Figure 16: Mute Function Diagram



8/17

SGS-THOMSON MICROELECTRONICS

Figure 17: Turn-on Delay Circuit



CLIP DETECTOR

The TDA7362 is equipped with an internal circuit able to detect the output stage saturation providing a proper current sinking into a open collector

Figure 18: Dual Channel Distortion Detector




Figure 20: ICV - PNP Gain vs. Ic





Figure 22: ICV - PNP cut-off Frequency vs. Ic



out. (pin2) when a certain distortion level is reached at each output. This particular function allows compression facility whenever the amplifier is overdriven, so obtaining high quality sound at all listening levels.

Figure 19: Output at Clipping Detector Pin vs. Signal Distortion





Figure 21: ICV - PNP VCE(sat) vs. IC



OUTPUT STAGE

Poor current capability and low cutoff frequency are well known limits of the standard lateral PNP. Composite PNP-NPN power output stages have been widely used, regardless their high saturation drop. This drop can be overcome only at the expense of external components, namely, the bootstrap capacitors. The availability of 4A isolated collector PNP (ICV PNP) adds versatility to the design. The performance of this component, in terms of gain, V_{CEsat} and cut-off frequency, is shown in fig. 20, 21, 22 respectively. It is realized in a new bipolar technology, characterized by top-bottom isolation techniques, allowing the implementation of low leakage diodes, too. It guarantees BV_{CEO} > 20V and BV_{CEO} > 50V both for

SGS-THOMSON MICROELECTRONICS

NPN and PNP transistors. Basically, the connection shown in fig. 23 has been chosen. First of all because its voltage swing is rail-to-rail, limited only by the VCEsat of the output transistors, which are in the range of 0.3Ω each. Then, the gain VOUT/VIN is greater than unity, approximately 1+R2/R1. (VCC/2 is fixed by an auxiliary amplifier common to both channel). It is possible, controlling the amount of this local feedback, to force the loop gain (A $\,$ B) to less than unity at frequencies for which the phase shift is 180°. This means that the output buffer is intrinsically stable

Figure 23: The New Output Stage




Figure 25: Amplifier Block Diagram


and not prone to oscillation.


In contrast, with the circuit of fig. 24, the solution adopted to reduce the gain at high frequencies is the use of an external RC network.

AMPLIFIER BLOCK DIAGRAM

The block diagram of each voltage amplifier is shown in fig. 25. Regardless of production spread, the current in each final stage is kept low, with enough margin on the minimum, below which cross-over distortion would appear.

Figure 24: A Classic Output Stage





BUILT-IN PROTECTION SYSTEMS

Short Circuit Protection

The maximum current the device can deliver can be calculated by considering the voltage that may be present at the terminals of a car radio amplifier and the minimum load impedance.

Apart from consideration concerning the area of the power transistors it is not difficult to achieve peak currents of this magnitude (5A peak).

However it becomes more complicated if AC and DC short circuit protection is also required. In particular, with a protection circuit which limits the output current following the SOA curve of the output transistors it is possible that in some conditions (highly reactive loads, for example) the protection circuit may intervene during normal operation. For this reason each amplifier has been equipped with a protection circuit that intervenes when the output current exceeds 4A.

Fig 26 shows the protection circuit for an NPN power transistor (a symmetrical circuit applies to PNP). The VBE of the power is monitored and gives out a signal, available through a cascode.

This cascode is used to avoid the intervention of the short circuit protection when the saturation is below a given limit.

The signal sets a flip-flop which forces the amplifier outputs into a high impedance state.

In case of DC short circuit when the short circuit is removed the flip-flop is reset and restarts the circuit (fig. 30). In case of AC short circuit, the device is continuously switched in ON/OFF conditions and the current is limited.

Load Dump Voltage Surge

The TDA7362 has a circuit which enables it to withstand a voltage pulse train on pin 9, of the type shown in fig. 28.

If the supply voltage peaks to more than 40V, then an LC filter must be inserted between the supply and pin 9, in order to assure that the pulses at pin 9 will be held within the limits shown.

A suggested LC network is shown in fig. 27 With this network, a train of pulses with amplitude up to 120V and width of 2ms can be applied at point A. This type of protection is ON when the supply voltage (pulse or DC) exceeds 18V. For this reason the maximum operating supply voltage is 18V.

Figure 26: Circuitry for Short Circuit Detection





Figure 27.



12/17



Figure 28.




Figure 29: Maximum Allowable Power Dissipation vs. Ambient Temperature




Figure 30: Restart Circuit

Polarity Inversion

High current (up to 10A) can be handled by the device with no damage for a longer period than the blow-out time of a quick 2A fuse (normally connected in series with the supply). This features is added to avoid destruction, if during fitting to the car, a mistake on the connection of the supply is made.

Open Ground

When the radio is in the ON condition and the ground is accidentally opened, a standard audio amplifier will be damaged. On the TDA7362 protection diodes are included to avoid any damage.

DC Voltage

The maximum operating DC voltage for the TDA7362 is 18V.


However the device can withstand a DC voltage up to 28V with no damage. This could occur during winter if two batteries are series connected to crank the engine.

Thermal Shut-down

The presence of a thermal limiting circuit offers the following advantages:

- 1)an overload on the output (even if it is permanent), or an excessive ambient temperature can be easily withstood.
- 2)the heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no device damage in the case of excessive junction temperature: all happens is that Po (and therefore Ptot) and Id are reduced.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); Fig. 29 shows the dissipable power as a function of ambient temperature for different thermal resistance.



APPLICATION HINTS

This section explains briefly how to get the best from the TDA7362 and presents some application circuits with suggestions for the value of the components. These values can change depending on the characteristics that the designer of the car radio wants to obtain, or other parts of the car radio that are connected to the audio block.

To optimize the performance of the audio part it is useful (or indispensable) to analyze also the parts outside this block that can have an interconnection with the amplifier.

This method can provide components and system cost saving.

Reducing Turn On-Off Pop

The TDA7362 has been designed in a way that the turn on(off) transients are controlled through the charge(discharge) of the Csvr capacitor (C3).

As a result of it, the turn on(off) transient spectrum contents is limited only to the subsonic range. The following section gives some brief notes to get the best from this design feature.

TURN-ON

Fig 31 shows the output waveform (before and after the "A" weighting filter) compared to the value of Csvr.

Better pop-on performance is obtained with higher Csvr values (the recommended range is from 22uF to 220uF).

The turn-on delay (during which the amplifier is in mute condition) is a function essentially of : C_{out} , $C_{\text{\tiny SVI}}$.

Being:

$$T1 \approx 120 \cdot C_{out}$$

 $T2 \approx 1200 \cdot C_{svr}$

The turn-on delay is given by:

T1+T2


The best performance is obtained by driving the st-by pin with a ramp having a slope slower than 2V/ms.

TURN-OFF


A turn-off pop can occur if the st-by pin goes low with a short time constant (this can occur if other

Figure 31:


a) $C_{SVT} = 22\mu F$



b) $C_{SVT} = 47 \mu F$



c) $C_{SVT} = 100 \mu F$



car radio sections, preamplifiers, radio.. are supplied through the same st-by switch).

This pop is due to the fast switch-off of the internal current generator of the amplifier.

If the voltage present across the load becomes rapidly zero (due to the fast switch off) a small pop occurs, depending also on Cout, Rload.

The parameters that set the switch off time constant of the st-by pin are:

- the st-by capacitor Cst-by (C3)
- ♦ the SVR capacitor Csvr (C3)
- resistors connected from st-by pin to ground (Rext)

The time constant is given by:

 $T \approx \text{Csvr} \bullet \ 2000\Omega \, / / \, \text{Rext} + \text{Cst-by} \bullet \ 2500\Omega \, / / \, \text{Rext}$

The suggested time constants are:

T > 120ms with $C_{out}=1000 \mu F$, $R_L = 40 hm$

T > 170ms with $C_{out}=2200\mu F$, $R_L = 40$ hm

If Rext is too low the Csvr can become too high and a different approach may be useful (see next section).

Figg 32, 33 show some types of electronic switches (μ P COMPATIBLE) suitable for supplying the st-by pin (it is important that Qsw is able to saturate with V_{CE} \leq 150mV).

GLOBAL APPROACH TO SOLVING POP PROBLEM BY USING THE MUTING/TURN ON DELAY FUNCTION

In the real case turn-on and turn-off pop problems are generated not only by the power amplifier,but also (very often) by preamplifiers,tone controls,radios etc. and transmitted by the power amplifier to the loudspeaker.

A simple approach to solving these problems is to use the mute characteristics of the TDA7362.

If the SVR pin is at a voltage below 1.5 V, the mute attenuation (typ)is 30dB .The amplifier is in play mode when Vsvr overcomes 3.5 V.

With the circuit of fig 34 we can mute the amplifier for a time Ton after switch-on and for a time Toff after switch-off. During this period the circuitry that precedes the power amplifier can produce spurious spikes that are not transmitted to the loud-speaker. This can give back a very simple design of this circuitry from the pop point of view.

A timing diagram of this circuit is illustrated in fig 35. Other advantages of this circuit are:

- A reduced time constant allowance of stand-by pin turn off Consequently it is possible to drive all the car-radio with the signal that drives this pin.
- -A better turn-off noise with signal on the output.

To drive two stereo amplifiers with this circuit it is possible to use the circuit of fig 36.

Figure 32




Figure 33




Figure 34




Figure 35





Figure 36



HIGH GAIN LOW NOISE APPLICATION


The following section describes a flexible preamplifier having the purpose to increase the gain of the TDA7362.

A two transistor network (fig. 37) has been adopted whose components can be changed in order to achieve the desired gain without affecting the good performances of the audio amplifier itself.

The recommended values for 40 dB overall gain are:

Resistance	Value
R1	10ΚΩ
R2	4.3ΚΩ
R3	10ΚΩ
R4	50ΚΩ

Figure 37





TDA7363

24W BRIDGE / STEREO AUDIO AMPLIFIER WITH CLIPPING DETECTOR

ADVANCE DATA


- VERY FEW EXTERNAL COMPONENTS
- NO BOUCHEROT CELLS
- NO BOOSTRAP CAPACITORS
- HIGH OUTPUT POWER
- NO SWITCH ON/OFF NOISE
- VERY LOW STAND-BY CURRENT
- FIXED GAIN (20dB STEREO)
- PROGRAMMABLE TURN-ON DELAY
- CLIPPING DETECTOR

Protections:

- OUTPUT AC-DC SHORT CIRCUIT TO GROUND AND TO SUPPLY VOLTAGE
- VERY INDUCTIVE LOADS
- LOUDSPEAKER PROTECTION
- OVERRATING CHIP TEMPERATURE
- LOAD DUMP VOLTAGE
- FORTUITOUS OPEN GROUND
- ESD

DESCRIPTION

The TDA7363 is a new technology class AB Audio Power Amplifier in the Multiwatt® package




designed for car radio applications.

Thanks to the fully complementary PNP/NPN output configuration the high power performances of the TDA7363 is obtained without bootstrap capacitors.


A delayed turn-on mute circuit eliminates audible on/off noise, and a novel short circuit protection system prevents spurious intervention with highly inductive loads.

The device provides a circuit for the detection of clipping in the output stages. The output, an open collector, is able to drive systems with automatic volume control.



May 1991

PIN CONNECTION (Top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Test Conditions	Unit
Vs	Operating Supply Voltage	18	V
Vs	DC Supply Voltage	28	V
Vs	Peak Supply Voltage (for t = 50ms)	50	V
lo	Output Peak Current (non rep. for t = 100μs)	5	Α
lo	Output Peak Current (rep. freq. > 10Hz)	4	Α
P _{tot}	Power Dissipation at T _{case} = 85°C	36	W
T _{sta} ,T _J	Storage and Junction Temperature	-40 to 150	°C

THERMAL DATA

Symbol	Description	Value	Unit
R _{thj-case}	Thermal Resistance Junction-case Max.	1.8	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the test circuits, $T_{amb} = 25^{\circ}C$, $V_{S} = 14.4V$, f = 1KHz unless otherwise specified)

Symbol	Parameter	Test Conditio	n	Min.	Тур.	Max.	Unit
Vs	Supply Voltage Range			8		18	٧
ld	Total Quiescent Drain Current	stereo configuration				120	mA
A _{SB}	Stand-by attenuation			60	80		dB
IsB	Stand-by Current					100	μΑ
Ico	Clip Detector Average Current	pin2 pull-up to 5V	d = 1%		70		μΑ
		with 10KΩ	d = 5%		130		uΑ

STEREO

Po	Output Power (each channel)	$d = 10\%$ $R_L = 1.6\Omega$ $R_L = 2\Omega$ $R_L = 3.2\Omega$ $R_L = 4\Omega$		7	13 11 8 6.5		W W W
d	Distortion	$P_0 = 0.1 \text{ to } 4W$	$R_L = 3.2\Omega$		0.03	0.5	%
SVR	Supply Voltage Rejection	$R_S = 10K\Omega$ f = 100Hz	C3 = 22μF C3 = 100μF	45	62		dB dB
CT	Crosstalk	f = 1KHz f = 10KHz		45	55		dB dB
R _i	Input Resistance				50		ΚΩ
Gv	Voltage Gain				20		dB
Gv	Voltage Gain Match					1	dB
EIN	Input Noise Voltage	22 Hz to 22KHz	$R_S = 50\Omega$ $R_S = 10K\Omega$		2.5 3	7	μV μV

BRIDGE

Vos	Output Offset Voltage					250	mV
Po	Output Power	$\begin{array}{l} d=10\%;R_L=4\Omega\\ d=10\%;R_L=3.2\Omega \end{array}$		20	24 28		W W
d	Distortion	$P_0 = 0.1 \text{ to } 10\text{W}; F$	$R_L = 4\Omega$		0.04	1	%
SVR	Supply Voltage Rejection	$R_S = 10K\Omega$ f = 100Hz	C3 = 22μF C3 = 100μF	45	62		dB dB
Rı	Input Resistance	`			50		ΚΩ
Gv	Voltage Gain				26		dB
Ein	Input Noise Voltage		$R_S = 50\Omega$ $R_S = 10K\Omega$		3.5 4	10	μV μV

Figure 1: STEREO Test and Application Circuit





Figure 2: P.C. Board and Component Layout (STEREO) of the circuit of fig. 1 (1:1 scale)



RECOMMENDED VALUES OF THE EXTERNAL COMPONENTS (ref to the Stereo Test and Application Circuit)

Component	Recommended Value	Purpose	Larger than the Recomm. Value	Smaller than the Recomm. Value
C1	0.22μF	Input Decoup- ling (CH1)	_	_
C2	0.22μF	Input Decoup- ling (CH2)	_	
C3	100μF	Supply Volt- age Rejection Filtering Ca- pacitor	Longer Turn-On Delay Time	- Worse Supply Voltage Rejection. - Shorter Turn-On Delay Time - Danger of Noise (POP)
C4	22μF	Stand-By ON/OFF Delay	Delayed Turn-Off by Stand-By Switch	Danger of Noise (POP)
C5	220μF (min)	Supply By-Pass		Danger of Oscillations
C6	100nF (min)	Supply By-Pass		Danger of Oscillations
C7	2200μF	Output De- coupling CH2	- Decrease of Low Frequency Cut Off - Longer Turn On Delay	Increase of Low Frequency Cut Off Shorter Turn On Delay
C8	2200μF	Output De- coupling CH1	- Decrease of Low Frequency Cut Off - Longer Turn On Delay	- Increase of Low Frequency Cut Off - Shorter Turn On Delay

Figure 3: BRIDGE Test and Application Circuit




Figure 4: P.C. Board and Layout (BRIDGE) of the circuit of fig. 3 (1:1 scale)




Figure 5: Output Power vs. Supply Voltage (STEREO




Figure 7: Output Power vs. Supply Voltage (Stereo)




Figure 9: Output Power vs. Supply Voltage (BRIDGE)




Figure 6: Output Power vs. Supply Voltage (STEREO)




Figure 8: Output Power vs. Supply Voltage (Stereo)





Figure 10: Output Power vs. Supply Voltage (BRIDGE)



6/18

SGS-THOMSON

Figure 11: Distortion vs. Output Power (STEREO)




Figure 13: Distortion vs Output Power (BRIDGE)




Figure 15: SVR vs. Frequency (BRIDGE) for Different Values of C3 Capacitor




Figure 12: Distortion vs. Output Power (STEREO)




Figure 14: SVR vs. Frequency (STEREO) for Different Values of C3 Capacitor




Figure 16: Power Dissipation & Efficiency vs.
Output Power (STEREO)




Figure 17: Power Dissipation & Efficiency vs.
Output Power (STEREO)




Figure 18: Power Dissipation & Efficiency vs.
Output Power (BRIDGE)





Figure 19: Power Dissipation & Efficiency vs.
Output Power (BRIDGE)



AMPLIFIER ORGANIZATION

The TDA7363 has been developed taking care of the key concepts of the modern power audio amplifier for car radio such as: space and costs saving due to the minimized external count, excellent electrical performances, flexibility in use, superior reliability thanks to a built-in array of protections. As a result the following performances has been achieved:

- NO NEED OF BOOTSTRAP CAPACITORS EVEN AT THE HIGHEST OUTPUT POWER LEVELS
- ABSOLUTE STABILITY WITHOUT EXTER-NAL COMPENSATION THANKS TO THE IN-NOVATIVE OUT STAGE CONFIGURATION, ALSO ALLOWING INTERNALLY FIXED CLOSED LOOP LOWER THAN COMPETI-TORS
- LOW GAIN (20dB STEREO FIXED WITHOUT ANY EXTERNAL COMPONENTS) IN ORDER TO MINIMIZE THE OUTPUT NOISE AND OP-TIMIZE SVR
- SILENT MUTE/ST-BY FUNCTION FEATUR-ING ABSENCE OF POP ON/OFF NOISE
- HIGH SVR
- STEREO/BRIDGE OPERATION WITHOUT ADDITION OF EXTERNAL COMPONENT
- AC/DC SHORT CIRCUIT PROTECTION (TO GND, TO V_S, ACROSS THE LOAD)
- LOUDSPEAKER PROTECTION
- DUMP PROTECTION
- ESD PROTECTION

BLOCK DESCRIPTION

Polarization

The device is organized with the gain resistors directly connected to the signal ground pin i.e. without gain capacitors (fig. 20).

The non inverting inputs of the amplifiers are connected to the SVR pin by means of resistor dividers, equal to the feedback networks. This allows the outputs to track the SVR pin which is sufficiently slow to avoid audible turn-on and turn-off transients.

SVR

The voltage ripple on the outputs is equal to the one on SVR pin: with appropriate selection of C_{SVR}, more than 60dB of ripple rejection can be obtained.

Delayed Turn-on (muting)

The ĆsvR sets a signal turn-on delay too. A circuit is included which mutes the device until the voltage on SVR pin reaches ~2V typ. (fig. 21). The mute function is obtained by duplicating the input differential pair (fig. 22): it can be switched to the signal source or to an internal mute input. This feature is necessary to prevent transients at the inputs reaching the loudspeaker(s) immediately after power-on).

Fig. 21 represents the detailed turn-on transient with reference to the stereo configuration.

At the power-on the output decoupling capacitors are charged through an internal path but the device itself remains switched off (phase 1 of the represented diagram).

When the outputs reach the voltage level of about 1V (this means that there is no presence of short circuits) the device switches on, the SVR capacitor starts charging itself and the output tracks exactly the SVR pin.

During this phase the device is muted until the SVR reaches the "Play" threshold (~2V typ.), after that the music signal starts being played.

Stereo/Bridge Switching

There is also no need for external components for

Figure 20: Block Diagram; Stereo Configuration

changing from stereo to bridge configuration (figg. 20-23). A simple short circuit between two pins allows phase reversal at one output, yet maintaining the quiescent output voltage.

Stand-by

The device is also equipped with a stand-by function, so that a low current, and hence low cost switch, can be used for turn on/off.

Stability

The device is provided with an internal compensation wich allows to reach low values of closed loop gain.

In this way better performances on S/N ratio and SVR can be obtained.




Figure 21: Turn-on Delay Circuit






Figure 22: Mute Function Diagram



10/18


Figure 23: Block Diagram; Bridge Configuration



CLIP DETECTOR

The TDA7363 is equipped with an internal circuit able to detect the output stage saturation providing a proper current sinking into an open collector

Figure 24: Dual Channel Distortion Detector



out. (pin2) when a certain distortion level is reached at each output. This particular function allows compression facility whenever the amplifier is overdriven, so obtaining high quality sound at all listening levels.

Figure 25: Output at Clipping Detector Pin vs. Signal Distortion




Figure 26: ICV - PNP Gain vs. IC




Figure 27: ICV - PNP VCE(sat) vs. IC





Figure 28: ICV - PNP cut-off frequency vs. Ic




OUTPUT STAGE

Poor current capability and low cutoff frequency are well known limits of the standard lateral PNP. Composite PNP-NPN power output stages have been widely used, regardless their high saturation drop. This drop can be overcome only at the expense of external components, namely, the bootstrap capacitors. The availability of a new 4A isolated collector PNP (ICV PNP) adds versatility to the design. The performance of this component, in terms of gain, V_{CEsat} and cut-off frequency, is shown in fig. 26, 27, 28 respectively. It is realized in a new bipolar technology, characterized by topbottom isolation techniques, allowing the implementation of low leakage diodes, too. It guarantees BV_{CEO} > 20V and BV_{CBO} > 50V both for NPN and PNP transistors. Basically, the connection shown in fig. 29 has been chosen. First of all because its voltage swing is rail-to-rail, limited only by the VCEsat of the output transistors. which are in the range of 0.3Ω each. Then, the gain VOUT/VIN is greater than unity, approximately 1+R2/R1. (VCC/2 is fixed by an auxiliary amplifier common to both channel). It is possible, controlling the amount of this local feedback, to force the loop gain (A * β) to less than unity at frequencies for which the phase shift is 180°. This means that the output buffer is intrinsically stable and not prone to oscillation.

In contrast, with the circuit of fig. 30, the solution adopted to reduce the gain at high frequencies is the use of an external RC network.

Figure 29: The New Output Stage



AMPLIFIER BLOCK DIAGRAM

The block diagram of each voltage amplifier is shown in fig. 31. Regardless of production spread, the current in each final stage is kept low, with enough margin on the minimum, below which cross-over distortion would appear.

Figure 30: A Classical Output Stage





Figure 31: Amplifier Block Diagram



BUILT-IN PROTECTION SYSTEMS

Short Circuit Protection

The maximum current the device can deliver can be calculated by considering the voltage that may be present at the terminals of a car radio amplifier and the minimum load impedance.

Apart from consideration concerning the area of the power transistors it is not difficult to achieve peak currents of this magnitude (5A peak).


However, it becomes more complicated if AC and DC short circuit protection is also required. In particular, with a protection circuit which limits the output current following the SOA curve of the output transistors it is possible that in some conditions (highly reactive loads, for example) the protection circuit may intervene during normal operation. For this reason each amplifier has been equipped with a protection circuit that intervenes when the output current exceeds 4A.

Fig 32 shows the protection circuit for an NPN power transistor (a symmetrical circuit applies to PNP). The VBE of the power is monitored and gives out a signal, available through a cascode.

This cascode is used to avoid the intervention of the short circuit protection when the saturation is below a given limit. The signal sets a flip-flop which forces the amplifier outputs into a high impedance state.

In case of DC short circuit when the short circuit is removed the flip-flop is reset and restarts the circuit (fig. 36). In case of AC short circuit or load shorted in Bridge configuration, the device is continuously switched in ON/OFF conditions and the current is limited.

Figure 32: Circuitry for Short Circuit Detection



Load Dump Voltage Surge

The TDA 7363 has a circuit which enables it to withstand a voltage pulse train on pin 9, of the type shown in fig. 34.

If the supply voltage peaks to more than 50V, then an LC filter must be inserted between the supply and pin 9, in order to assure that the pulses at pin 9 will be held within the limits shown.

A suggested LC network is shown in fig. 33. With this network, a train of pulses with amplitude up to 120V and width of 2ms can be applied at point A. This type of protection is ON when the supply voltage (pulse or DC) exceeds 18V. For this reason the maximum operating supply voltage is 18V.

Figure 33





Figure 34



Polarity Inversion

High current (up to 10A) can be handled by the device with no damage for a longer period than the blow-out time of a quick 2A fuse (normally connected in series with the supply). This features is added to avoid destruction, if during fitting to the car, a mistake on the connection of the supply is made.

Open Ground

When the radio is in the ON condition and the ground is accidentally opened, a standard audio amplifier will be damaged. On the TDA7363 protection diodes are included to avoid any damage.

DC Voltage

The maximum operating DC voltage for the TDA7363 is 18V.

However the device can withstand a DC voltage up to 28V with no damage. This could occur during winter if two batteries are series connected to crank the engine.

Thermal Shut-down


The presence of a thermal limiting circuit offers the following advantages:

- an overload on the output (even if it is permanent), or an excessive ambient temperature can be easily withstood.
- 2)the heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no device damage in the case of excessive junction temperature: all happens is that P_o (and therefore P_{tot}) and I_d are reduced.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); Fig. 35 shows the dissipable power as a function of ambient temperature for different thermal resistance.


Loudspeaker Protection

Figure 35: Maximum Allowable Power
Dissipation vs. Ambient Temperature



The TDA7363 guarantees safe operations even for the loudspeaker in case of accidental shortcircuit. Whenever a single OUT to GND, OUT to V_S short circuit occurs both the outputs are switched OFF so limiting dangerous DC current flowing through the loudspeaker.

Figure 36: Restart Circuit



APPLICATION HINTS

This section explains briefly how to get the best from the TDA7363 and presents some application circuits with suggestions for the value of the components. These values can change depending on the characteristics that the designer of the car radio wants to obtain, or other parts of the car radio that are connected to the audio block.

To optimize the performance of the audio part it is useful (or indispensable) to analyze also the parts outside this block that can have an interconnection with the amplifier.

This method can provide components and system cost saving.

Reducing Turn On-Off Pop

The TDA7363 has been designed in a way that the turn on(off) transients are controlled through the charge(discharge) of the Csvr capacitor.

As a result of it, the turn on(off) transient spectrum contents is limited only to the subsonic range. The following section gives some brief notes to get the best from this design feature(it will refer mainly to the stereo application which appears to be in most cases the more critical from the pop viewpoint. The bridge connection in fact, due to the common mode waveform at the outputs, does not give pop effect).

TURN-ON

Fig 37 shows the output waveform (before and after the "A" weighting filter) compared to the value of Csvr.

Better pop-on performance is obtained with higher Csvr values (the recommended range is from 22uF to 220uF).

The turn-on delay (during which the amplifier is in mute condition) is a function essentially of : C_{out} , C_{svr} .

Being:

$$T1 \approx 120 \cdot C_{out}$$


 $T2 \approx 1200 \cdot C_{syr}$

The turn-on delay is given by:


The best performance is obtained by driving the st-by pin with a ramp having a slope slower than 2V/ms

Figure 37:


a) $C_{svr} = 22 \mu F$



b) $C_{svr} = 47 \mu F$



c) $C_{svr} = 100 \, \mu F$



TURN-OFF

A turn-off pop can occur if the st-by pin goes low with a short time constant (this can occur if other car radio sections, preamplifiers, radio.. are supplied through the same st-by switch).

This pop is due to the fast switch-off of the internal current generator of the amplifier.

If the voltage present across the load becomes rapidly zero (due to the fast switch off) a small pop occurs, depending also on Cout, Rload.

The parameters that set the switch off time constant of the st-by pin are:

- ♦ the st-by capacitor (Cst-by)
- ♦ the SVR capacitor (Csvr)
- resistors connected from st-by pin to ground (Rext)

The time constants is given by:

 $T\approx Csvr$ • 2000 Ω // Rext + Cst-by • 2500 Ω // Rext The suggested time constants are :

T > 120ms with $C_{out}=1000\mu F$, $R_L = 4$ ohm, stereo

T > 170ms with C_{out} =2200 μ F, R_L = 40hm,stereo If Rext is too low the Csvr can become too high and a different approach may be useful (see next section).

Figg 38, 39 show some types of electronic switches (μ P compatible) suitable for supplying the stby pin (it is important that Qsw is able to saturate with $V_{CE} \le 150 \text{mV}$).

Also for turn off pop the bridge configuration is su-

perior, in particular the st-by pin can go low faster.

GLOBAL APPROACH TO SOLVING POP PROBLEM BY USING THE MUTING/TURN ON DELAY FUNCTION

In the real case turn-on and turn-off pop problems are generated not only by the power amplifier,but also (very often) by preamplifiers,tone controls,radios etc. and transmitted by the power amplifier to the loudspeaker.

A simple approach to solving these problems is to use the mute characteristics of the TDA7363.

If the SVR pin is at a voltage below 1V, the mute attenuation (typ)is 30dB .The amplifier is in play mode when Vsvr overcomes 3V.

With the circuit of fig 40 we can mute the amplifier for a time Ton after switch-on and for a time Toff after switch-off. During this period the circuitry that precedes the power amplifier can produce spurious spikes that are not transmitted to the loudspeaker. This can give back a very simple design of this circuitry from the pop point of view.

A timing diagram of this circuit is illustrated in fig 41. Other advantages of this circuit are:

- A reduced time constant allowance of stand-by pin turn off.Consequently it is possible to drive all the car-radio with the signal that drives this pin.
- -A better turn-off noise with signal on the output.

To drive two stereo amplifiers with this circuit it is possible to use the circuit of fig 42.

Figure 38





Figure 39



16/18

SGS-THOMSON MICROELECTRONICS

Figure 40




Figure 41





Figure 42



BALANCED INPUT IN BRIDGE CONFIGURATION

A helpful characteristic of the TDA7363 is that,in bridge configuration, a signal present on both the input capacitors is amplified by the same amount and it is present in phase at the outputs,so this signal does not produce effects on the load. The typical value of CMRR is 46 dB.

Looking at fig 43, we can see that a noise signal from the ground of the power amplifier to the ground of the hypothetical preamplifier is amplified of a factor equal to the gain of the amplifier (2 * Gv).

Using a configuration of fig. 44 the same ground noise is present at the output multiplied by the factor 2 * Gy/200.

This means less distortion,less noise (e.g. motor cassette noise) and/or a simplification of the layout of PC board.

The only limitation of this balanced input is the maximum amplitude of common mode signals (few tens of millivolt) to avoid a loss of output power due to the common mode signal on the output, but in a large number of cases this signal is within this range.

Figure 43





Figure 44



18/18

SGS-THOMSON MICROELECTRONICS





QUAD POWER AMPLIFIER FOR CAR RADIO


ADVANCE DATA

- MINIMUM EXTERNAL COMPONENT COUNT
- HIGH CURRENT CAPABILITY
- NO BOOTSTRAP
- NO BOUCHEROT CELLS
- CLIP DETECTOR OUTPUT
- HIGH OUTPUT POWER
- HIGH APPLICATION FLEXIBILITY
- FIXED GAIN
- VERY LOW STAND-BY CURRENT (1µA typ)
- NO SWITCH ON/OFF NOISE

PROTECTIONS:

- OUTPUT AC/DC SHORT CIRCUIT TO GND AND TO Vs
- VERY INDUCTIVE LOADS
- OVERRATING CHIP TEMPERATURE
- LOAD DUMP VOLTAGE
- FORTUITOUS OPEN GND
- REVERSE BATTERY
- ESD


BLOCK DIAGRAM



DESCRIPTION

The TDA7370 is a new technology class AB quad channels Audio Power Amplifier in Multiwatt package designed for car radio applications.


Thanks to the fully complementary PNP/NPN output configuration the high power performances of the TDA7370 are obtained without the bootstrap capacitors.



May 1991

1/15

PIN CONNECTION (Top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs ·	DC Supply Voltage	28	V
V _{OP}	Operating Supply Voltage	18	V
V _{PEAK}	Peak Supply Voltage (t = 50ms)	50	V
lo	Output Peak Current (not rep. t = 100μs)	4.5	Α
lo	Output Peak Current (rep. f > 10Hz)	3.5	Α
P _{tot}	Power Dissipation T _{CASE} = 85°C	36	W
T _{stg} , T _j	Storage and Junction Temperature	-40 to 150	°C

THERMAL DATA


ſ	Symbol	Description		Value	Unit
ſ	Rth j-case	Thermal Resistance Junction-case	Max	1.8	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the test circuit; V_S = 14.4V; R_L = 4 Ω , T_{amb} = 25°C, f = 1kHz, unless otherwise specified)


Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vs	Supply Range		8		18	V
la	Total Quiescent Drain Current	R _L = ∞			150	mA
Po	Output Power	$R_L = 4\Omega$; THD = 10% Single Ended Bridge	5.5	6.5 20		W
d	Distortion	$R_L = 4\Omega$; Single Ended, $P_O = 0.1$ to 4W Bridge, $P_O = 0.1$ to 10W		0.03	0.5	% %
СТ	Cross Talk	f = 1kHz Bridge f = 10kHz Bridge f = 1kHz Single Ended f = 10kHz Single Ended		65 55 60 50		dB dB dB dB
Rin	Input Impedance	Single Ended Bridge	20	15		ΚΩ ΚΩ
Gv	Voltage Gain	Single Ended Bridge		20 26		dB dB
Gv	Voltage Gain Match.				1	dB
Ein	Input Noise Voltage (*)	SINGLE ENDED Non Inv. Ch., $R_S = 10k\Omega$ Inv. Ch., $R_S = 10k\Omega$ BRIDGE ($R_S = 0$ to $10k\Omega$)		3.0 5 3.5		μV μV μV
SVR	Supply Voltage Rejection	R _S = 0; f = 100Hz to 10kHz		50		dB
ASB	Stand-by Attenuation		60			dB
I _{SB}	ST-BY Current			1		μΑ
V _{SB} ON	ST-BY On Threshold Voltage				1.5	V
V _{SB OFF}	ST-BY Off Threshold Voltage		3.5			V
Vos	Output Offset Voltage				200	mV
ICD OFF	Clipping Detector "OFF" Output Average Current	THD = 1% (**)		100		μΑ
ICD ON	Clipping Detector "ON" Output Average Current	THD = 10% (**)		190		μΑ

(*) Weighted A (**) Pin 10 Pulled-up to 5V with 10k Ω ;


APPLICATION CIRCUIT (QUAD STEREO)




QUAD STEREO P.C. BOARD AND COMPONENT LAYOUT (1:1 SCALE)



APPLICATION CIRCUIT (DOUBLE BRIDGE)



DOUBLE BRIDGE P.C. BOARD AND COMPONENT LAYOUT (1:1 SCALE)



APPLICATION CIRCUIT (STEREO/BRIDGE)




Figure 1: Quiescent Drain Current vs. Supply Voltage (Bridge/Single Ended)




Figure 2: Quiescent Output Voltage vs. Supply Voltage (Bridge/Single Ended)




Figure 3: Output Power vs. Supply Voltage (Single Ended)




Figure 5: Distortion vs. Output Power (Single Ended)




Figure 7: Output Power vs. Frequency (Single Ended)




Figure 4: Output Power vs. Supply Voltage (Bridge)




Figure 6: Distortion vs. Output Power (Bridge)




Figure 8: Output Power vs. Frequency (Bridge)




Figure 9: Supply Voltage Rejection vs.
Frequency (Single Ended) for different values of pin 6 capacitor.




Figure 11: Cross-Talk vs. Frequency (Bridge)




Figure 13: Clipping Detector Average Current (pin 10) vs.Distortion (Single Ended)




Figure 10: Supply Voltage Rejection vs. Frequency (Bridge) for different values of pin 6 capacitor.




Figure 12: Stand-By Attenuation vs. Threshold Voltage (Single Ended/Bridge)




Figure 14: En input vs. Rs (Single Ended)




Figure 15: En input vs. Rs (Single Ended)




Figure 17: Total Power Dissipation and Efficiency vs. Ouput Power (Single Ended)




Figure 16: En input vs. Rs (Bridge)





Figure 18: Total Power Dissipation and Efficiency vs. Ouput Power (Bridge)




OUTPUT STAGE

The fully complementary output stage was made possible by the development of a new component; the ST exclusive power ICV PNP.

A novel design based upon the connection shown in fig. 19 has then allowed the full exploitation of its possibilities.

Figure 19: The new Output Stage



The clear advantages this new approach has over classical output stages are as follows:

1 - Rail-to-Rail Output Voltage Swing With No Need Of Bootstrap Capacitors.

The output swing is limited only by the Vcesat of the output transistors, which are in the range of 0.6 Ohm (Rsat) each.

Classical solutions adopting composite PNP-NPN for the upper output stage have higher saturation

Figure 20: Clipping Detection Waveforms

loss on the top side of the waveform. This unbalanced saturation causes a significant power reduction. The only way to recover power consists of the addition of expensive bootstrap capacitors.

2 - Absolute Stability Without Any External Compensation.

Referring to the circuit of Fig. 19 the gain V_{OUT}/V_{IN} is greater than unity, approximately 1 + R2/R1. The DC output ($V_{CC}/2$) is fixed by an auxiliary amplifier common to all the channels).

By controlling the amount of this local feedback it is possible to force the loop gain (A * * B) to less than unity at frequency for which the phase shift is 180 Deg. This means that the output buffer is intrinsically stable and not prone to oscillation.

Most remarkably, the above feature has been achieved in spite of the very low closed loop gain of the amplifier (20 dB).


In contrast, with the classical PNP-NPN stage, the solution adopted for reducing the gain at high frequencies makes use of external RC networks, namely the Boucherot cells.

OTHER OUTSTANDING CHARACTERISTICS:

Clipping Detector Output

The TDA7370 is equipped with an internal circuit able to detect the output stage saturation providing a current sinking into a open collector output (pin 10) when a certain distortion level is reached at each output.

This particular function allows gain compression facility whenever the amplifier is overdriven, thus obtaining high quality sound at all listening levels.



Offset Control

The quiescent output voltage must be as close as possible to its nominal value, so that less undistorted power would be available.

For this reason an input bias current compensation is implemented to reduce the voltage drop across the input resistors, which appears amplified at the outputs.

Gain Internally Fixed to 20dB in Single Ended, 26dB in Bridge

Advantages of this design choice are in terms of:

- components and space saving
- output noise, supply voltage rejection and distortion optimization.

Silent Turn On/Off and Muting/Stand-by Function

The stand-by can be easily activated by means of a CMOS level applied to pin 7 through a RC filter. Under stand-by condition the device is turned off completely (supply current= 1 μ A TYP; output attenuation= 90 dB TYP).

Every ON/OFF operation is virtually pop free.

Furthermore, at turn-on the device stays in muting condition for a time determined by the value assigned to the SVR capacitor (T= Csvr · 7,000). While in muting the device outputs becomes insensitive to any kinds of signal that may be present at the input terminals. In other words every transient coming from previous stages produces no unpleasant acoustic effect to the speakers.

Another situation under which the device is totally muted is whenever the supply voltage drops lower than 7V. This is helpful to pop suppression during the turn-off by battery switch.

Easy Single Ended to Bridge Transition.

The change from single ended to bridge configurations is made simply by means of a short circuit across the inputs, that is no need of further external components.

High Application Flexibility

The availability of 4 independent channels makes it possible to accomplish several kinds of applications ranging from 4 speakers stereo (F/R) to 2 speakers bridge solutions.

In case of working in single ended conditions the polarity of the speakers driven by the inverting amplifier must be reversed respect to those driven by non inverting channels.

This is to avoid phase inconveniences causing sound alterations especially during the reproduction of low frequencies.

BUILT-IN PROTECTION SYSTEMS

Full Protection of Device and Loudspeakers Against AC/DC Short Circuits (to Gnd, to Vs, across the Speakers).

Reliable and safe operation in presence of all kinds of short circuit involving the outputs is assured by a built-in protection system that operates in the following way:

In case of overload, a SCR is activated as soon as the current flowing through the output transistors overcomes a preset threshold value depending on the chip temperature. The SCR causes an interruption of the supply current of the power transistor. The normal working is restored by a restart circuit going into action as soon as the short circuit is removed.

Load Dump Voltage Surge

The TDA 7370 has a circuit which enables it to withstand a voltage pulse train on pins 3 and 13, of the type shown in fig. 22.

If the supply voltage peaks to more than 50V, then an LC filter must be inserted between the supply and pins 3 and 13, in order to assure that the pulses at pins 3 and 13 will be held within the limits shown.

A suggested LC network is shown in fig. 21. With this network, a train of pulses with amplitude up to 120V and width of 2ms can be applied at point A. This type of protection is ON when the supply voltage (pulse or DC) exceeds 18V. For this reason the maximum operating supply voltage is 18V.

Figure 21





Figure 22



Polarity Inversion

High current (up to 10A) can be handled by the device with no damage for a longer period than the blow-out time of a quick 2A fuse (normally connected in series with the supply). This features is added to avoid destruction, if during fitting to the car, a mistake on the connection of the supply is made.

Open Ground

When the radio is in the ON condition and the ground is accidentally opened, a standard audio amplifier will be damaged. On the TDA7370 protection diodes are included to avoid any damage.

Inductive Load

A protection diode is provided to allow use of the TDA7370 with inductive loads.

DC Voltage

The maximum operating DC voltage for the TDA7370 is 18V.

However the device can withstand a DC voltage up to 28V with no damage. This could occur during winter if two batteries are series connected to crank the engine.

Thermal Shut-down

The presence of a thermal limiting circuit offers the following advantages:


 an overload on the output (even if it is permanent), or an excessive ambient temperature can be easily withstood.

2)the heatsink can have a smaller factor of

safety compared with that of a conventional circuit. There is no device damage in case of excessive junction temperature: all happens is that P_{0} (and therefore P_{tot}) and I_{d} are reduced.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); Fig. 23 shows the dissipable power as a function of ambient temperature for different thermal resistance.

Figure 23: Maximum Allowable Power
Dissipation vs. Ambient Temperature



Loudspeaker Protection

The TDA7370 guarantees safe operations even for the loudspeaker in case of accidental shortcircuit. Whenever a single OUT to GND, OUT to Vs short circuit occurs both the outputs are switched OFF so limiting dangerous DC current flowing through the loudspeaker.

CLIPPING DETECTOR

Figures 25 and 26 show an application using the TDA7370 in combination with the SGS-THOM-SON audioprocessor TDA7302.

The output clipping is recognized by the microprocessor (in this application it is simulated by a PC).

The detailed way to operate of the system is represented by the flow-chart of fig.24

The controller detects when the clipping is active (minimun detection width fixed by a C29 = 12 nF external capacitor), and reduces the volume (or bass) by steps of 2 dB (with a programmable waiting time), until no more clipping is detected.

Then the controller waits for a programmable time before increasing the volume again by step of 2 dB until clipping is again detected or the panel selected volume is reached.

Practical advantages of this application is a better sound quality deriving from operation under no clipping conditions, which also means the availability of higher undistorted power.

Figure 24: Clipping Detector Control Routine

WHAT IS NEEDED FOR A DEMONSTRATION

- a XT or AT IBM compatible PC, supplied with EGA card
- a SGS-THOMSON audioprocessor application disk
- a TDA 7302 + TDA7370 board
- a connector from audioprocessor board to PC parallel port

GENERAL INFORMATION

In the application shown in figures 25 and 26 the TDA7302 audioprocessor works on PC XT or AT IBM compatible.

Control is accomplished by serial bus (S-bus or 1^2 C-bus or SPI bus) sent to the test board through the PC parallel port.

The PC simulates the behaviour of the microprocessor in a real application (for example in a car radio) and the buffer is necessary only in this application for protecting the PC.




Figure 25: Application with TDA7302 + TDA7370 (QUAD STEREO)





Figure 26: Application wiyh TDA7302 + TDA7370 (DOUBLE BRIDGE)










DUAL BRIDGE AUDIO AMPLIFIER FOR CAR RADIO

ADVANCE DATA

- MINIMUM EXTERNAL COMPONENT COUNT
- NO BOOTSTRAP CAPACITORS
- NO BOUCHEROT CELLS
- CLIP DETECTOR OUTPUT
- HIGH OUTPUT POWER
- FIXED GAIN
- VERY LOW STAND-BY CURRENT (1µA typ)
- NO SWITCH ON/OFF NOISE

PROTECTIONS:

- OUTPUT AC/DC SHORT CIRCUIT TO GND AND TO Vs
- VERY INDUCTIVE LOADS
- OVERRATING CHIP TEMPERATURE
- LOAD DUMP VOLTAGE
- FORTUITOUS OPEN GND
- REVERSE BATTERY
- ESD




DESCRIPTION

The TDA7374 is a new technology class AB Audio Dual Bridge Power Amplifier in Multiwatt package designed for car radio applications.


Thanks to the fully complementary PNP/NPN output configuration the high power performances of the TDA7374 are obtained without the bootstrap capacitors.

TEST AND APPLICATION CIRCUIT



May 1991

PIN CONNECTION (Top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	DC Supply Voltage	28	V
V _{OP}	Operating Supply Voltage	18	V
V _{PEAK}	Peak Supply Voltage (t = 50ms)	50	V
lo	Output Peak Current (not rep. t = 100µs)	4.5	А
lo	Output Peak Current (rep. f > 10Hz)	3.5	А
P _{tot}	Power Dissipation T _{CASE} = 85°C	36	W
T _{stq} , T _i	Storage and Junction Temperature	-40 to 150	°C

THERMAL DATA


Symbol	Description		Value	Unit
R _{th j-case}	Thermal Resistance Junction-case	Max	1.8	°C/W

ELECTRICAL CHARACTERISTICS (Refer to the test circuit; $V_S = 14.4V$; $R_L = 4\Omega$, $T_{amb} = 25^{\circ}C$, f = 1kHz, unless otherwise specified)

Symbol	Parameter	Test Co	ondition	Min.	Тур.	Max.	Unit
Vs	Supply Range			8		18	V
. l _d	Total Quiescent Drain Current	R _L = ∞				150	mA
Po	Output Power	$R_L = 4\Omega$; THD =	= 10%	17	21		W
d	Distortion	$R_L = 4\Omega P_O = 0$.1 to 10W			0.5	%
СТ	Cross-Talk	f = 1kHz f = 10kHz			65 55		dB dB
R _{IN}	Input Impedance			10			KΩ
Gv	Voltage Gain				26		dB
Gv	Voltage Gain Match.					1	dB
E _{IN}	Input Noise Voltage	$R_S = 0 \text{ to } 10\text{k}\Omega$	Weight A 22Hz to 22KHz		3.5	10	μV μV
SVR	Supply Voltage Rejection	R _S = 0; f = 100H f = 10kHz	Hz	48	55		dB
ASB	Stand-by Attenuation			60			dB
I _{SB}	ST-BY Current				1		μΑ
V _{SB ON}	ST-BY On Threshold Voltage					1.5	V
V _{SB OFF}	ST-BY Off Threshold Voltage			3.5			V
Vos	Output Offset Voltage					200	mV
I _{CD} OFF	Clipping Detector "OFF" Output Average Current	THD = 1% (*)			100		μА
ICD ON	Clipping Detector "ON" Output Average Current	THD = 10% (*)			190		μΑ

^(*) Pin 10 Pulled-up to 5V with 10k Ω ; R_L = 4 Ω

TEST AND APPLICATION CIRCUIT



P.C. BOARD AND COMPONENT LAYOUT (1:1 scale)




Figure 1: Quiescent Drain Current vs. Supply Voltage




Figure 3: Output Power vs. Supply Voltage




Figure 5: Output Power vs. Frequency




Figure 2: Quiescent Output Voltage vs. Supply Voltage




Figure 4: Distortion vs. Output Power




Figure 6: Supply Voltage Rejection vs. Frequency for a Different values of C6 Capacitor




Figure 7: Cross-Talk vs. Frequency




Figure 9: Stand-by Attenuation vs. Threshold Voltage




Figure 11: Clipping Detector Average Current (Pin 10) vs. Distortion




Figure 8: En Input vs. Rg




Figure 10: Stand-by Attenuation vs. Input Voltage





Figure 12: Total Power Dissipation and Efficiency vs. Output Power




OUTPUT STAGE

The fully complementary output stage was made possible by the development of a new component: the ST exclusive power ICV PNP.

A novel design based upon the connection shown in fig. 13 has then allowed the full exploitation of its possibilities.

Figure 13: The new Output Stage



The clear advantages this new approach has over classical output stages are as follows:

1 - Rail-to-Rail Output Voltage Swing With No Need Of Bootstrap Capacitors.

The output swing is limited only by the Vcesat of the output transistors, which are in the range of 0.6 Ohm each.

Classical solutions adopting composite PNP-NPN for the upper output stage have higher saturation

Figure 14: Clipping Detection Waveforms

loss on the top side of the waveform. This unbalanced saturation causes a significant power reduction. The only way to recover power consists of the addition of expensive bootstrap capacitors.

2 - Absolute Stability Without Any External Compensation.

Referring to the circuit of Fig. 13 the gain V_{OUT}/V_{IN} is greater than unity, approximately 1 + R2/R1. The DC Output ($V_{CC}/2$) is fixed by an auxiliary amplifier common to all the channels).

By controlling the amount of this local feedback it is possible to force the loop gain (A * β) to less than unity at frequency for which the phase shift is 180 Deg. This means that the output buffer is intrinsically stable and not prone to oscillation.

Most remarkably, the above feature has been achieved in spite of the very low closed loop gain of the amplifier.


In contrast, with the classical PNP-NPN stage, the solution adopted for reducing the gain at high frequencies makes use of external RC networks, namely the Boucherot cells.

OTHER OUTSTANDING CHARACTERISTICS:

Clipping Detector Output

The TDA7374 is equipped with an internal circuit able to detect the output stage saturation providing a proper current sinking into a open collector output (pin 10) when a certain distortion level is reached at each output.

This particular function allows gain compression facility whenever the amplifier is overdriven, thus obtaining high quality sound at all listening levels.



Offset Control

The quiescent output voltage must be as close as possible to its nominal value, so that less undistorted power would be available.

For this reason an input bias current compensation is implemented to riduce the voltage drop across the input resistors, which appears amplified at the outputs.

Gain Internally Fixed to 26dB

Advantages of this design choice are in terms of:

- components and space saving
- output noise, supply voltage rejection and distortion optimization.

Silent Turn On/Off and Muting/Stand-by Function

The stand-by can be easily activated by means of a CMOS level applied to pin 7 through a RC filter. Under stand-by condition the device is turned off completely (supply current= 1 μ A TYP; output attenuation= 90 dB TYP).

Every ON/OFF operation is virtually pop free.

Furthermore, at turn-on the device stays in muting condition for a time determined by the value assigned to the SVR capacitor (T= Csvr * 7,000). While in muting the device outputs becomes insensitive to any kinds of signal that may be present at the input terminals. In other words every transient coming from previous stages produces no unpleasant acoustic effect to the speakers.

Another situation under which the device is totally muted is whenever the supply voltage drops lower than 7V. This is helpful to pop suppression during the turn-off by battery switch.

BUILT-IN PROTECTION SYSTEMS

Full Protection of Device and Loudspeakers Against AC/DC Short Circuits (to Gnd, to Vs, across the Speakers).

Reliable and safe operation in presence of all kinds of short circuit involving the outputs is assured by a built-in protection system that operates in the following way:

In case of overload, a SCR is activated as soon as the current flowing through the output transistors overcomes a preset threshold value depending on the chip temperature. The SCR causes an interruption of the supply current of the power transistor. The normal working is restored by a restart circuit going into action as soon as the short circuit is removed.

Load Dump Voltage Surge

The TDA 7374 has a circuit which enables it to withstand a voltage pulse train on pins 3 and 13,

of the type shown in fig. 16.

If the supply voltage peaks to more than 50V, then an LC filter must be inserted between the supply and pins 3 and 13, in order to assure that the pulses at pins 3 and 13 will be held within the limits shown

A suggested LC network is shown in fig. 15.

With this network, a train of pulses with amplitude up to 120V and width of 2ms can be applied at point A. This type of protection is ON when the supply voltage (pulse or DC) exceeds 18V. For this reason the maximum operating supply voltage is 18V.

Figure 15





Figure 16



Polarity Inversion

High current (up to 10A) can be handled by the device with no damage for a longer period than the blow-out time of a quick 2A fuse (normally connected in series with the supply). This features is added to avoid destruction, if during fitting to the car, a mistake on the connection of the supply is made.

Open Ground

When the radio is in the ON condition and the ground is accidentally opened, a standard audio amplifier will be damaged. On the TDA7374 protection diodes are included to avoid any damage.

Inductive Load

A protection diode is provided to allow use of the TDA7374 with inductive loads.

DC Voltage

The maximum operating DC voltage for the TDA7374 is 18V.

However the device can withstand a DC voltage up to 28V with no damage. This could occur during winter if two batteries are series connected to crank the engine.


Thermal Shut-down

The presence of a thermal limiting circuit offers the following advantages:

- an overload on the output (even if it is permanent), or an excessive ambient temperature can be easily withstood.
- 2)the heatsink can have a smaller factor of safety compared with that of a conventional circuit. There is no device damage in case of excessive junction temperature: all happens is that P_0 (and therefore P_{tot}) and I_d are reduced.

The maximum allowable power dissipation depends upon the size of the external heatsink (i.e. its thermal resistance); Fig. 17 shows the dissipable power as a function of ambient temperature for different thermal resistance.

Figure 17: Maximum Allowable Power
Dissipation vs. Ambient Temperature



Loudspeaker Protection

The TDA7374 guarantees safe operations even for the loudspeaker in case of accidental shortcircuit.

Whenever a single OUT to GND, OUT to Vs short circuit occurs both the outputs are switched OFF so limiting dangerous DC current flowing through the loudspeaker.

CLIPPING DETECTOR

Fig 19 shows an application using the TDA7374 in combination with the SGS-THOMSON audio-processor TDA7302.

The output clipping is recognized by the microprocessor (in this application it is simulated by a PC).

The detailed way to operate of the system is represented by the flow-chart of fig.18.

The controller detects when the clipping is active (minimun detection width fixed by a C29 = 12 nF external capacitor), and reduces the volume (or bass) by step of 2 dB (with a programmable waiting time), until no more clipping is detected.

Then the controller waits for a programmable time before increasing the volume again by step of 2 dB until clipping is again detected or the panel selected volume is reached.

Practical advantages of this application is a better sound quality deriving from operation under no clipping conditions, which also means the availability of higher undistorted power.

Figure: 18: Clipping Detector Control Routine

WHAT IS NEEDED FOR A DEMONSTRATION

- a XT or AT IBM compatible PC, supplied with EGA card
- a SGS-THOMSON audioprocessor application disk
- a TDA 7302 + TDA7374 board
- a connector from audioprocessor board to PC parallel port

GENERAL INFORMATION

In the application shown in fig 18 the TDA7302 audioprocessor works on PC XT or AT IBM compatible.

Control is accomplished by serial bus (S-bus or I^2 C-bus or SPI bus) sent to the test board through the PC parallel port.

The PC simulates the behaviour of the microprocessor in a real application (for example in a car radio) and the buffer is necessary only in this application for protecting the PC.





Figure 19: Application with TDA7302 + TDA7374










TV SOUND CHANNEL WITH DC CONTROLS


- SEPARATE VCR INPUT AND OUTPUT PINS
- 4W OUTPUT POWER INTO 160.
- NO SCREENING REQUIRED
- HIGH SENSITIVITY
- EXCELLENT AM REJECTION
- LOW DISTORTION
- DC TONE/VOLUME CONTROLS
- THERMAL PROTECTION

DESCRIPTION


The TDA8190 is a complete TV sound channel with DC tone and volume controls plus separate VCR input and output connections. Mounted in a Powerdip 16+2+2 package, the device delivers an output power of 4W into 16Ω (d = 10%, $V_s=24V$) or 1.5W into 8Ω (d = 10%, $V_s=12V$). Included in the TDA8190 are : IF amplifier limiter, active low-pass filter, AF pre-amplifier and power amplifier, turn-off muting, mute circuit and thermal protection. High output, high sensitivity, excellent AM rejection and low distortion make the device suitable for use in TVs of almost every type. Further, no screening is necessary because the device is free of radiation problems.



PIN CONNECTIONS



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage (pin 18)	28	V
Vı	Voltage at Pin 1	± Vs	
Vi	Input Voltage (pin 2)	1	V_{pp}
lo	Output Peak Current (repetitive)	1.5	Α
lo	Output Peak Current (non repetitive)	. 2	Α
14	Current (pin 4)	10	mA
P _{tot}	Power Dissipation : at T _{pins} = 90 °C at T _{amb} = 70 °C	4.3 1	W
T _{stg} - T _j	Storage and Junction Temperature	- 40 to 150	°C

THERMAL DATA

R	Thermal Resistance Junction-pins	May	14	°C/W
Rth j-pins Rth j-amb	Thermal Resistance Junction-ambient	Max Max	80	°C/W*

^(*) Obtained with GND pins soldered to printed circuit with minimized copper area.

ELECTRICAL CHARACTERISTICS

(refer to the test circuit, $V_S=24V$, S1: on, $\Delta f=\pm\,25kHz,\ V_I=1mV,\ P_1=12k\Omega,\ f_o=4.5MHz,\ f_m=400Hz,\ T_{amb}=25^{\circ}C,$ unless otherwise specified).

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
DC CHARAC	TERISTIĆS					
Vs	Supply Voltage (pin 18)	$P_2 = 12k\Omega$	10.8		27	V
Vo	Quiescent Output Voltage (pin 17)	r2 = 12K32	11	12	13	\ \ \
V ₁	Pin 1 DC Voltage	$P_2 = 12k\Omega$, $R_1 = 270k\Omega$		5.3		V
V ₄	Pin 4 DC Voltage	$P_2 = 12k\Omega$		3.2		٧
ld	Quiescent Drain Current	$\Gamma_2 = 12 \times 22$		32		mA
IF AMPLIFIE	R AND DETECTOR					
V _{i (threshold)}	Input Limiting Voltage at Pin 2 (-3dB)	$V_0 = 4 V_{rms}$		50	100	μV
V ₉	Recovered Audio Voltage (pin 9)	$\Delta f = \pm 7.5 \text{kHz}, P_2 = 12 \text{k}\Omega$	140	200	280	mV
AMR	Amplitude Modulation Rejection (*)	$m = 0.3, V_i = 1mV, V_o = 4V_{RMS}$		60		dB
Ri	Input Resistance (pin 2)	$\Delta f = 0, P_2 = 12 \text{ k}\Omega$		30		kΩ
Ci	Input Capacitance (pin 2)	$\Delta I = 0, F_2 = 12 \text{ K} \Delta 2$		6		pF
R ₉	Deemphasis Resistance	C ₁ = 68 to 888 nF	0.75	1.1	1.5	kΩ
DC VOLUME	CONTROL					L
Κ _ν	Volume Attenuation (resistance control)	$P_2 = 0 \Omega$ $P_2 = 4.3 k\Omega$ $P_2 = 12 k\Omega$	20	0 26 88	32	dB dB dB
V _c	Control Voltage	K = 0 dB K = 26 dB K = 88 dB		0 1.3 2.6		V
$\frac{\Delta K_V}{\Delta T_{pins}}$	Volume Attenuation Thermal Drift (resistance control)	T_{pins} = 25 to 85 °C P_2 = 4.3 k Ω		- 0.05		dB/°C
DC TONE CC	ONTROL					
K _T	Tone Cut	S1 : Off $V_{10} = 200 \text{ mV}$ $P_1 = 12 \text{ k}\Omega \text{ to } 100 \Omega$ $f_{AF} = 10 \text{ kHz}$		14		dB
AUDIO FREC	UENCY AMPLIFIER					
Po	Output Power (d = 10 %)	$ \begin{array}{lll} V_{\text{S}} = 24 \ V & & R_{L} = 16 \ \Omega \\ V_{\text{S}} = 12 \ V & & R_{L} = 8 \ \Omega \end{array} $	3.5	4.1 1.5		W
В	Frequency Response of Audio Amplifier (- 3 dB)	$\begin{array}{ll} P_{o} = 1 \; W & R_{L} = 16 \; \Omega \\ S1 : Off & \\ V_{10} = 200 \; mV & V_{o} = 4 \; V_{RMS} \\ @400 \; Hz & \end{array}$	15	50		kHz
SVR	Supply Voltage Rejection	$\begin{array}{ll} P_2 = 12 k \Omega \\ \Delta f = 0 & f_{ripple} = 120 Hz \end{array}$		26		dB

ELECTRICAL CHARACTERISTICS (continued)

(refer to the test circuit, V_S = 24V, S1 : on, Δf = \pm 25kHz, V_I = 1mV, P_1 = 12k Ω , f_o = 4.5MHz, f_m = 400Hz, T_{amb} = 25°C, unless otherwise specified).


Symbol	Parameter	Test Co	onditions	Тур.	Max.	Unit	
/. C. R.							
d	Total Harmonic Distortion of pin 9 Output Signal	$\begin{array}{l} \Delta f = \pm \ 7.5 \ kHz \\ V_i = 1 \ mV \end{array}$	Z		0.5		%
SVR	Supply Voltage Rejection at Output Pin 9	$\Delta f = 0$ $P_2 = 12 \text{ k}\Omega$	f _{ripple} = 120 Hz		66		dB
$\frac{S+N}{N}$	Signal to Noise Ratio at Output Pin 9	$\Delta f = 25 \text{ kHz}$ $V_i \ge 1 \text{ mV}$			70		dB
V ₁₀	Input Voltage (playback)	Vo = 4 Vrms	P ₂ = 0 S1 : Off	50	70	100	mV
R ₁₀	Input Resistance (playback)		S1 : Off	10			kΩ
	Total Harmonic Distortion for 20 dB Overload of V ₁₀	$V_{10} = 1 V_{rms}$	S1 : Off Vo = 4 V _{rms}		0.5	3	%

OVERALL CIRCUIT

<u>S + N</u> N	Signal to Noise Ratio (*)	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		70		dB
d	Distortion (*)	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		0.5 0.5		%
М	Muting (*)	$V_0 = 4 V_{rms}@ no V_1 ; V_1 = 0$	100			dB
Δf	Deviation Sensitivity	$P_2 = 0$ $V_0 = 4 V_{rms}$		3	6	kHz

^{*} Test Bandwidth = 20KHz.

TEST CIRCUIT



TEST CONDITIONS (unless otherwise specified)

 $\begin{array}{lll} V_S=24V~; & Q_o=60~; & f_o=4.5MHz; \\ V_{in}=1mV~; & f_m=400Hz~; & \Delta f=\pm25KHz~; \\ P_1=12K\Omega~; & R_L=\infty~; & S1=on~; \end{array}$

Figure 1 : Relative Audio Output Voltage and Output Noise vs. Input Signal.




Figure 3 : DC Tone Control Cut of the High Audio Frequencies for some Values of Resistance adjusted by P1.




Figure 2: Output Voltage Alternation vs. DC Volume Control Resistance (a) or Vs. DC Volume Control Voltage (b).




Figure 4 : Amplitude Modulation Rejection vs. Input Signal.




Figure 5 : ΔAMR vs. Timing Frequency Change.




Figure 7: Distortion vs. Unloaded Q – factor of the Detector Coil.




Figure 6 : Recovered udio Voltage vs. Unloaded Q – factor of the Detector Coil.




Figure 8: Distortion vs. Frequency Variation.




Figure 9 : Distortion vs. Tuning Frequency Change.




Figure 11: Audio Amplifier Frequency Response.




Figure 10 : Distortion vs. Output Power.




Figure 12: Output Power vs. Supply Voltage.




Figure 13: Power Dissipation vs. Supply Voltage(sine wave operation).




Figure 14 : Power Dissipation and Efficiency vs. Output Power.





Figure 15: Quiescent Drain and Quiescent Output Voltage vs. Supply Voltage.



APPLICATION INFORMATION (refer to the block diagram)

IF AMPLIFIER-LIMITER

It is made by six differential stages of 15dB gain each so that an open loop gain of 90dB is obtained.

While a unity DC gain is provided, the AC closed loop gain is internally fixed at 70dB that allows a typical input sensitivity of $50\mu V$.

The differential output signal is single ended by a 20dB gain amplifier that through a buffer stage, feeds the detector system.

Internal diodes protect the inputs against overloads.

- Pin 2 is the IF non-inverting input
- Pin 3 is decoupled by a capacitor to open the AC loop
- Pin 4 grounded by a capacitor, allows a typical sensitivity of 50μV. (see VCR facility too).

LOW-PASS FILTER, FM DETECTOR AND AMPLIFIER

The IF signal is detected by converting the frequency modulation into amplitude modulation and then detecting it.

Since the available modulated signal is a square wave, a 40 dB/decade low-pass filter cuts its harmonics so that a sine wave can feed the two-resonances external network L1. C8 and C9.

This network defines the working frequency value, the amplitude of the recovered audio signal and its distortion at the highest frequency deviations.

The two resonances f1 (series resonance) and f2 (parallel resonance) can be computed respectively by:

$$X_{C9} = \frac{X_{L1} \cdot X_{C8}}{X_{L1} + X_{C8}}$$
 and $X_{L1} = X_{C8}$

The ratio of these frequencies defines the peak-topeak separation of the "S" curve :

$$\frac{f_2}{f_1} = \sqrt{1 + \frac{C_9}{C_8}}$$

A differential peak detector detects the audio frequency signal that amplified, reaches the deemphasis network R0: C11.

The AF amplifier can be muted (see turn-on and turn-off switch and VCR facility).

- Pin 7 is the output of the low-pass filter and one input of the differential peak detector
- Pin 8 is the other input of the differential peak detector

 Pin 9 is used to provide the required deemphasis time constant by grounding it with C11. At this pin, the internal impedance of which is typically of 1.1K, is available the recovered audio signal as auxiliary output.

DC TONE CONTROL

The same signal available or applied to pin 10, after a voltage to current converter, reaches, the DC Tone Control block. It operates, inside the 10KHz bandwidth, by cutting the high audio frequencies with a variable slope of an RC network, by means of P₁.

The maximum slope of the RC network is of 20dB per decade and its pole is defined by :

 $X_{C11} = 6.8K$, typically.

Pin 11 - At this pin is tied the tone capacitor.

Pin 12 - Is the DC Tone Control input.

DC VOLUME CONTROL

After tone control regulation, the AF current signal reaches the DC volume control block that controls its intensity. The normal control, for which the block has been designed for a narrow spread, is produced by P2; however, without P2, a voltage control can be operated by forcing a voltage at pin 13 through R8.

- Pin 12, already seen as a DCTC input, is the reference voltage for the DCVC. Because of this, a small interface between tone and volume regulation can be expected.
- Pin 13 is the DC volume control input.
- Pin 14 after a current to voltage converter, the audio frequency signal comes out at this pin.

AUDIO FREQUENCY POWER AMPLIFIER AND THERMAL PROTECTION

Through C12 the signal reaches the amplifier non-inverting input. The closed loop gain is defined by the feedback at pin 19 (inverting input) or by the ratio

$$G_V = 20 \text{ Log} \frac{R5 + R4}{R5}$$
 (dB)

The amplifier, thermally protected, can supply 4W of power into a 16 load with 24V of supply voltage. The power output stage is a class B type.

- Pin 20 is the non-inverting input
- Pin 19 is the inverting input
- Pin 17 is the output of the AFPA.



TURN-ON AND TURN-OFF SWITCH

This block has been mainly designed to avoid, turning on the TV set, that transients, produced by the vision output, can reach the speaker.

Moreover this block, together an optimized rise time and full time of the supply voltage V_s , can avoid any pop generally produced during the turn-on and the turn-off transients.

Turnining on, pin 1 follows the supply voltage V_s by means of C7; a threshold is reached and the muting of the AFPA output (pin 17) is suddenly produced.

When $V_{\rm s}$ reaches it stop, C7 charges itself through the input impedance of pin 1 and the muting is removed with a time constant depending on the C7 value.

Turning off, the V_s trend, in series to the voltage V_s V_1 and which C7 is charged, drives pin 1 at a low level threshold and a sudden muting is produced again.

Since the turn-off can be operated with high output

power, if the muting operates when the current through the inductance of the speaker is different from zero, a flyback is generated and then a small pop can be produced.

The flyback is clipped by integrated diodes.

The thresholds that produce the muting have been chosen in the way that 1 Vpp of ripple on the supply voltage does not produce any switching..

- Pin 1 is the turn-on and turn-off muting input.

SUPPLY

An integrated voltage regulator with different output levels, supplies all the blocks operating with small signal.

- Pin 18 is the main supply of the device.
- Pin 5; pin 6; pin 15 and pin 16 are the ground of the supply. These pins are used to drain out from the device the heat produced by the dissipated power.

Components	Units	Appl. 4.5 MHz	Appl. 5.5 MHz	Appl. 6 MHz
L1	μН	10 Q _o = 60	12 Q _o = 80	10 Q _o = 70
C5	pF	120	68	68
C4	pF	9	8.2	6.8
C8	nF	68	47	47
C. F		Murata SFE 4.5 MA	Murata SFE 5.5 MB	Murata SFE 6.0 MB
C1	pF	22	18	18
R2	Ω	1000	560	470
R3	Ω	1000	560	470

Figure 16: Application Circuit.





Figure 17: PC Board and Components Layout of the Circuit of Fig. 16 (1:1 scale).








TDA8191

TV SOUND CHANNEL

- HIGH SENSITIVITY
- EXCELLENT AM REJECTION
- DC VOLUME CONTROL
- PERITELEVISION FACILITY
- 4W OUTPUT POWER
- LOW DISTORTION
- THERMAL PROTECTION
- TURN-ON AND TURN-OFF MUTING



DESCRIPTION

The TDA8191 is a monolithic integrated circuit that includes all the functions needed for a complete TV sound channel. The TDA8191 is assembled in a 20 pin dual in line power package.

PIN CONNECTION

TURN-ON AND TURN-OFF MUTING	1 20	AF PA INPUT
SOUND IF INPUT	2 19	AF PA FEEDBACK
IF DECOUPLING	3 18	SUPPLY VOLTAGE
IF DECOUPLING	4 17	AF PA OUTPUT
GND	5 16	GND
GND _	6 15	GND
DETECTOR (FM)	7 14	DCVC OUTPUT
DETECTOR (FM)	8 13	VOLUME CONTROL
DEEMPHASIS AND AF OUT	9 12	REF. VOLTAGE
AF INPUT	10 11	FUNCTION SWITCH
		91DSTDA8191-01

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage (pin 18)	28	V
VI	Voltage at Pin 1	± Vs	
Vi	Input Voltage (pin 2)	1	V _{PP}
lo	Output Peak Current (repetitive)	1.5	А
lo	Output Peak Current (non repetitive)	2	Α
Ptot	Total Power Dissipation : at Tpins = 90°C at Tamb = 70°C	4.3 1	W
Tstg, Tj	Storage and Junction Temperature	- 40 to 150	°C

THERMAL DATA

R _{th (j-pins)} R _{th (j-amb)}	Junction-pins Thermal Resistance Junction-ambient Thermal Resistance	Max Max	14 80	°C/W

ELECTRICAL CHARACTERISTICS

(Refer to fig. 1 ; V_S = 24V, R_L = 16 Ω , pin 11 floating, Δf = $\pm 50 kHz$, V_i = 1mV, f_o = 5.5MHz, f_m = 1kHz, T_{amb} = 25°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage (pin 18)	Vc = 4.5V	10.8	24	27	V
Vo	Quiescent Output Voltage (pin 17)	Vc = 4.5V	11	12	13	V
V1	Pin 1 DC Voltage	Vc = 4.5V		5.3		V
ld	Quiescent Drain Current	Vc = 4.5V		35		mA
Vi	Input Limiting Voltage at Pin 2 (- 3dB)	Vo = 4V _{RMS}		50	100	μV
V9	Recovered Audio Voltage (pin 9)	$Vc = 4.5V$ $\Delta f = \pm 15KHz$	200		400	mV _{RMS}
R9	Deemphasis Resistance	f = 20Hz to 20KHz	500	700	1000	Ω
AMR	Amplitude Modul. Rejection	$m = 0.3$ $Vo = 4V_{RMS}$	45	60		dB
Ri	Input Resistance (pin 2)	$\Delta f = 0$		30		kΩ
Ci	Input Capacitance (pin 2)	$\Delta f = 0$ Vc =4.5V		6		pF
V12	DCVC Reference Voltage		5.6		6.2	V
Kv	Volume Attenuation	Vc = 0.5V ; Fig. 2 Vc = 4.5V ; Fig. 2	80		1.0	dB dB
$\frac{\Delta K_V}{\Delta T_j}$	Volume Attenuation Thermal Drift	Tj = 300 to 380°K Fig. 3		- 0.05	- 0.1	dB/°C
Po	Output Power (d = 10%)		3.5	4		W
SVR	Supply Voltage Rej. (pin 17) (pin 9)	Vc = 4.5V f _{ripple} = 100Hz	20 50	26 60		dB dB
V11	Function Switch. - Television Broadc. Reproduction		0		2	V
			or Pi	n 11 Flo		
	- Peritelevision Reproduction		8		12	V

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
R11	Input Resistance		10			kΩ
V10	Input Voltage (d ≤ 2%)	Vo = 4V _{RMS} ; V11 = 12V		0.5	2.0	V _{RMS}
R10	Input Resistance	f = 20Hz to 20KHz	10			kΩ
CT	Crosstalk between Pins 9, 10		60			dB
$\frac{S+N}{N}$	Signal to Noise Ratio	$\Delta f = 0$; $V_O = 4V_{RMS}$	60	70		dB
d	Distortion (Po = 250mV)				2	%
Δf	Deviation Sens.	Vc = 0.5V ; Vo = 4V _{RMS}		± 4	± 10	kHz

Figure 1 : Test Circuit.




Figure 2 : Volume Attenuation vs. DC Volume Control Voltage.






Figure 3: Volume Attenuation Thermal Drift.



TYPICAL APPLICATION



L1: Qu = 80e. fo = 5.5MHz.

Figure 4: AF Output Amplitude vs. AF Frequency by Using the Changes Shown on Fig. 4.




Figure 5 : Relative Audio Output Voltage and Output Noise vs. Input Signal.





Figure 6: Distortion vs. Output Power.



89DSTDA8191-08

Figure 8 : Output Power vs. Supply Voltage.




Figure 10 : Power Dissipation and Efficiency vs. Output Power.





Figure 7: Audio Amplifier Frequency Response.



89DSTDA8191-09

Figure 9: Power Dissipation vs. Supply Voltage (sine wave operation).





Figure 11 : Quiescent Drain and Quiescent Output Voltage vs. Supply Voltage.






MULTISTANDARD AM AND FM SOUND IF CIRCUIT FOR TV


The TDA8192 integrated circuit performs the following functions:

- A 2-STAGE GAIN CONTROLLED AMPLIFIER, PROVIDING COMPLETE IF GAIN; (AM SECTION)
- A PEAK DETECTOR AND INTEGRATION WHICH PROVIDES AGC-VOLTAGE; (AM SECTION)
- A 6-STAGE LIMITING AMPLIFIER FOLLOWED BY A SYNCHRONOUS DEMODULATOR AND DEEMPHASIS NETWORK; (FM SECTION)
- AN AUDIO PREAMPLIFIER
- A CIRCUIT PROVIDING AM/FM SWITCHING AND MUTE FACILITIES
- AN EXTERNAL AUDIO INPUT CIRCUIT WITH SWITCHING FACILITIES TO DELIVER EITHER THE DEMODULATED IF, OR THE EXTERNAL AUDIO SIGNAL AT THE OUTPUT FULLY COM-PATIBLE WITH THE SCART EUROPEAN NORM EN50 049
- A DC CONTROLLED VOLUME CIRCUIT


The demodulated IF signal is always available at a low impedance output.



PIN CONNECTIONS



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Supply Voltage	16	V
P _{tot}	Total Power Dissipation at T _{amb} ≤ 70°C	800	mW
Top	Operating Temperature	0 to 70	°C
T _{stg} , T _j	Storage and Junction Temperature	- 55 to 150	°C

THERMAL DATA

ĺ	Symbol	Parameter		Value	Unit
	R _{th j-amb}	Thermal Resistance Junction-ambient	Max.	100	°C/W

ELECTRICAL CHARACTERISTICS (Tamb = 25°C, V_S = 12V unless otherwise specified)

Symbol	Parameter	Test	Conditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage			10.8	12	13.2	V
la	Current Drain	V _i = 0	AM FM		30 30		mA mA

AM SECTION ($f_i = 39.2 \text{MHz}$, $V_i = 1 \text{mV}$, m = 0.8, $f_m = 1 \text{KHz}$ unless otherwise specified)

Vi	Input Sensitivity	S/N = 26dB		35		μV
$\frac{S+N}{N}$	Signal to Noise Ratio	$ \begin{array}{cccc} V_i = 0.1 mV & m = 0.3 \\ V_i = 1 mV & \\ V_i = 10 mV & \end{array} $	50	36 50 56		dB
Vi	AGC Range	$\Delta V_{OUT} = -1 \text{ to } + 1 \text{dB}$		66		dB
Vo	Recovered Audio Signal			1		V
d	Distortion (1)				3	%
d	Distortion (2)				3	%


ELECTRICAL CHARACTERISTICS (Tamb = 25°C, VS = 12V unless otherwise specified) (continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
AM SECTI	ON $(f_i = 39.2MHz, V_i = 1mV, m = 0.8, f_m = 1KHz)$	unless otherwise specified)		II.	
Ri	Input Resistance between Pins 1 and 2	m = 0	2			kΩ
Ci	Input Capacitance between Pins 1 and 2	m = 0		18		pF
FM SECTI	ON ($f_i = 5.5 MHz$, $V_i = 1 mV$, $\Delta f = \pm 50 KHz$, $f_m = 1 Mz$	Hz, unless otherwise spe	cified)			
Vi	Input Limiting Voltage	- 3dB Limiting Point		30		μV
AMR	Amplitude Modulation	$V_i = 30 \text{mV}$ $m = 0.3$		55		dB
<u>S + N</u> N	Signal to Noise Ratio	V _i = 1mV	60			dB
d	Distortion (3)				1.5	%
d	Distortion (4)			2		%
Vo	Recovered Audio Signal			1		٧
Ri	Input Resistance	$\Delta f = 0$	2			kΩ
Ci	Input Capacitance	$\Delta f = 0$		14		pF
C _T	Crosstalk AM/FM			70		dB
AM/FM AN	ID MUTE SWITCHING					
	FM "on" (pin. 4)		2.5		Vs	V
	AM "on" (pin 4)		0		0.8	V
	Mute "on" (pin 15)		0		1	V
	Mute "off" (pin 15)		5		Vs	V
	Signal Attenuation for Mute "off"		70			dB
	Mute Switch Current				50	μΑ
	AM/FM Switch Current		50		250	μΑ
SCART SV	VITCHING					
	Mode Selection Voltage : TV Selected (pin. 13)		0		5	V
	Mode Selection Voltage : Scart Selected (pin 13)		8		12	V
	Scart Switch Input Resistance		10			kΩ
	Scart Audio Input Amplitude (pin 12)			0.5	2	V _{rms}
	Crosstalk Between Switched Inputs (TV scart)			80		dB
OC VOLUM	ME CONTROL					
	Audio Output Impedance (pin 10)				1	kΩ
	Control Range			90		dB
	Output/input Gain for Maximum Gain Control			0		dB
	Gain Control Voltage		0.5		4.5	V
	Noise Level (DIN 45405)			25		μV _{rms}

^{(1) 50%} volume setting, $V_i = 1mV$

^{(2) 50%} volume setting, V_i = 10mV
(3) V_i = 1mV, fm = 100 to 10.000Hz
(4) Vi = 1mV, ± 20KHz offset (detuning of phase shift filter).

TEST CIRCUIT








AUDIO SWITCH AND DC VOLUME CONTROL FOR TV


- TWO AUDIO INPUTS WITH SWITCHING FA-CILITIES FULLY COMPATIBLE WITH THE SCART EUROPEAN NORM EN 50049
- DC VOLUME CONTROL

DESCRIPTION


The TDA8196 is a monolithic integrated circuit in DIP8 package intended for TV applications.



PIN CONNECTION (top view)



BLOCK DIAGRAM



Symbol	Parameter	Value	Unit
Vs	Supply Voltage (pin 1)	16	V
T _{stg} , T _j	Storage and Junction Temperature	- 55 to 125	°C
T _{amb}	Operating Ambient Temperature	0 to 70	°C

THERMAL DATA

R _{thj-am}	Thermal Resistance Junction-ambient	Max	200	°C/W	9

ELECTRICAL CHARACTERISTICS

(refer to the test circuit, $V_S = 12V$, $T_{amb} = 25^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Pin	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Supply Voltage	1		10.8	12	13.2	٧
Is	Supply Current	1	$V_i = 0, V_C = 0.5V$		12		mA
VR	Reference Voltage	5			6.6		V
V _{SW}	Switching Voltage Audio Input 1 Audio Input 2	3		0 8		5 12	V
Rsw	Switching Input Resistance	3	V _{SW} = 12V	20	30		kΩ
Csw	Switching Input Capacitance	3				10	pF
Ct	Crosstalk between Switched Inputs		Selective Volmeter (B _W = 8Hz), see Fig.1	70	90		dB
Vi	Audio Input Amplitude (1 or 2)	4 2			0.5	2	V _{RMS}
Ri	Audio Input Resistance (1 or 2)	4 2		10	13		kΩ
K _{min}	Output / Input Gain for Max Vol				0		dB
Ro	Audio Output Resistance	8			0.2	1	kΩ
K _V	Attenuation Range		Selective Volmeter (B _W = 8Hz), see Fig.2	70	90		dB
Vc	Control Voltage Range K _V = K _{MAX} (Vol. min) K _V = K _{MIN} (Vol. max)	6			0.5 4.5		V
THD	Distortion	8	$V_i = 2 V_{RMS} @ V_C = 4.5V$		0.4	1	%
En	Output Noise Level	8	DIN45405 $V_C = 0.5V$ Weighted		40		μV _{RM}
En	Output Noise Level	8	DIN45405 $V_C = 4.5V$ Weighted		120		μV _{RM}
$\frac{K_V}{\Delta T_a}$	Vol. Attenuation Thermal Drift		$T_{amb} = 0 \text{ to } 70^{\circ}\text{C}$ $K_{V} = 30\text{dB}, \text{ see Fig.3}$		0.04		dB/°C
SVR	Supply Voltage Rejection	8	$V_C = 0.5V$, $f = 100$ Hz $V_{ripple} = 1V_{PP}$ Selective Volmeter (B _W = 8Hz), see Fig.4 and 5		38		dB
Vo	Output DC Shift	8	$V_C = 0.5 + 4.5V, V_i = 2 V_{RMS}$		0.25		٧

TEST CIRCUIT






Figure 1: TDA8196 Crosstalk.




89DSTDA8196-04

Figure 2: Output Attenuation versus DC Volume Control Voltage.




89DSTDA8196-05

Figure 3: K_v Drift vs. T_{amb} Variation.




89DSTDA8196-06

Figure 4: SVR vs. Ripple Frequency.




89DSTDA8196-07

Figure 5 : SVR vs. Volume Attenuation.



89DSTDA8196-08

APPLICATION CIRCUIT





TDA8199

STEREO AMPLIFIER AND DC VOLUME CONTROL FOR TV


- STEREO CIRCUIT
- DC VOLUME CONTROL
- 12dB MAXIMUM GAIN

Minidip Plastic ORDER CODE: TDA8199


DESCRIPTION

The TDA8199 is a monolithic integrated circuit in DIP8 package intented for TV applications.

PIN CONNECTIONS



BLOCK DIAGRAM



March 1991

ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
Vs	Supply Voltage	16	V
T _{STG}	Storage Temperature	-55 to +125	°C
TOP	Operating Ambient Temperature	0 to +70	°C

ELECTRICAL CHARACTERISTICS

Measured according to the following conditions, unless otherwise specified : $T_{AMB} = 25^{\circ}C$, $V_{S} = +12V$.

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vs	Supply Voltage	10.8	12	13.2	V
ls	Supply Current ($V_{IN} = 0$, $V_C = 0.5V$)		17		mA
V _R	Reference Voltage	6.5	6.9		V
Vı	Audio Input Amplitude		0.125	0.5	V _{RMS}
THD	Distortion for V _I = 2V at Maximum Volume		0.35	1	%
Cc	Crosstalk between Channels		70		dB
Ri	Audio Input Resistance		22		kΩ
Ro	Audio Output Resistance		0.3	11	kΩ
ΔK	Attenuation Range	70	85		dB
K _{MAX}	Output/Input Gain for Maximum Volume		12		dB
Vc	Voltage Control Range volume minimum volume maximum	4.5		0.5	V
OUTPUT	Noise Level (DIN45 405) $@V_7 = 4.5V$ weighted		300		μV _{RMS}
<u>ΔΚ</u> ΔΤ	Volume thermal stability (K = - $30dB$, $0 < T_{AMB} < 60^{\circ}C$)		0.04		dB/°C

APPLICATION DIAGRAM



TDB7910

POWER SINGLE OPERATIONAL AMPLIFIER


- OUTPUT CURRENT UP TO 500 mA
- OFFSET VOLTAGE NULL CAPABILITY
- SHORT-CIRCUIT PROTECTION
- THERMAL OVERLOAD PROTECTION
- PLASTIC PACKAGE FOR EASY ASSEMBLY

DESCRIPTION

The TDB7910 is an internally compensated medium power operational amplifier intended for use in those applications requiring load currents of several hundred milliamperes. Applications include servo amplifiers, driver interfaces, precision power comparators and motor speed control.

The amplifier is designed to operate from a single or dual power supplies and the input common-mode range includes the negative supply if balance inputs are tied to the negative supply.


The TDB7910 is thermal overload and short-circuit protected.




ORDER CODES

Temperature	Package
Range	N
0 °C to + 70 °C	•
	Range

PIN CONNECTIONS (top view)



SCHEMATIC DIAGRAM



Case	Vcc	NC	Vţc	Output	Current Limiting	Compensation	Non- Inverting Input	Inverting input	Balance
DIP16	1, 2 4, 5 12, 13	⁷ 3	7	6	8	9, 16	11	10	1

ABSOLUTE MAXIMUM RATINGS


Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	± 18	V
V _I	Input Voltage	± 15	V
V _{ID}	Differential Input Voltage	± 30	V
lo	Output Current*	0.75	Α
P _{tot}	Power Dissipation	7.5	W
Toper	Operating Free-air Temperature Range	0 to + 70	∘C
T _{stg}	Storage Temperature Range	- 65 to + 150	°C


^{*} Under short-circuit conditions, the safe operating area and dc power dissipation limitations must be observed.


ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{IO}	Input Offset Voltage (R _S \leq 10 k Ω) $T_{amb} = + 25 ^{\circ}C$ $T_{min} \leq T_{amb} \leq T_{max}$		2	6 7.5	mV
I _{IO}	Input Offset Current $T_{amb} = + 25 \text{ °C}$ $T_{min} \le T_{amb} \le T_{max}$		20	200 300	nA
I _{IB}	Input Bias Current $T_{amb} = +25 \text{ °C}$ $T_{min} \leq T_{amb} \leq T_{max}$		80	500 800	nA
A _{VD}	Large Signal Voltage Gain T_{amb} = + 25 °C (R_L = 47 Ω) T_{min} \leq T_{amb} \leq T_{max} (R_L = 2 $k\Omega$)	20 15			V/mV
Itc, Icc	Supply Currents (no signal) $T_{amb} = + 25 \text{ °C}$ $T_{min} \le T_{amb} \le T_{max}$			20 25	mA
Vı	Input Voltage Range	± 12	± 13		V
los	Output Circuit Current T _{amb} = + 25 °C, R _{SC} = 1.5 Ω		0.5		Α
SVR	Supply Voltage Rejection Ratio			150	μV/V
CMR	Common-mode Rejection Ratio	70			dB
Zı	Input Impedance (T _{amb} = + 25 °C)	0.3	1		MΩ
V _{OPP}	Output Voltage Swing (R_{SC} = 0, R_L = 47 Ω) T_j = + 25 °C $T_{min} \le T_{amb} \le T_{max}$	± 11.5 ± 10	± 12.5		V
V _{IOR}	Offset Voltage Adjustment Range		± 15		mV
SVO	Slew Rate (R _L = 47 Ω , T _{amb} = +25 °C, A _V = 1)		0.5		V/µs
GW _R	Small Signal Bandwidth (C _C = 0, T _{amb} = + 25 °C)		1		MHz
RTH	Thermal Resistance		60		°C/W

BASIC DIAGRAM








E88TDB7910-03

E88TDB7910-04



E88TDB7910-05







FM STEREO DECODER

- REQUIRES NO INDUCTORS
- LOW EXTERNAL PART COUNT
- ONLY OSCILLATOR FREQUENCY AD-JUSTMENT NECESSARY
- INTEGRAL STEREO/MONAURAL SWITCH WITH HIGH LAMP DRIVING CAPABILITY
- WIDE SUPPLY RANGE: 3V TO 14V
- EXCELLENT CHANNEL SEPARATION MAINTAINED OVER ENTIRE AUDIO FRE-OUFNCY BANGE
- LOW DISTORTION: TYPICALLY 0.3% AT 150mV (RMS) COMPOSITE INPUT SIGNAL
- EXCELLENT SCA REJECTION (76dB TYP.)

The TEA1330 is a monolithic decoder circuit for FM stereo transmissions. Packaged in a 16-pin DIP, it functions with very few external components and requires no inductors.



BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS

V,	Supply voltage		16	V
I_1	Lamp current		75	mΑ
P_{tot}	Power dissipation $T_{amb} = 70^{\circ}C$		800	mW
Top	Operating temperature	-25 t	o 75	°C
T _{stq}	Storage temperature	-55 to t	o 150	°C
		1		

CONNECTION DIAGRAM

(top view)



THERMAL DATA

		1		
R _{th j-amb}	Thermal resistance junction-ambient	max	100	°C/W


ELECTRICAL CHARACTERISTICS (Refer to the test circuit, $T_{amb} = 25$ °C, $V_s = 6$ V, $V_i = 300$ mV-RMS (L + R = 90%, Pilot 10%), $f_m = 1$ KHz, unless otherwise specified)

	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _s	Supply voltage range		3		14	V
I _d	Current drain	Lamp "OFF"		18		mA
v _i	Max standard composite input signal	d = 1%	300			mV (RMS)
Vi	Max mono input signal	d = 1%	300			mV (RMS)
Ri	Input resistance			40		ΚΩ
Sep	Stereo channel separation	R2 = variable (*)	35	50		dB
		R2 = 270 Ω	25	40		dB
Vo	Audio output voltage			265		mV
СВ	Mono channel balance	Pilot tone "OFF"	-2	0	+2	dB
d	Total harmonic distortion	V _{in} = 150 mV (RMS)		0.3		%
UR	Ultrasonic frequency rejection	f = 19 KHz		32		dB
		f = 38 KHz		48		dB
SCA-R	SCA rejection (**)	f = 67 KHz		76		dB
S/N	Signal to noise ratio			80		dB
V _{th}	Muting threshold voltage	ON (VCO stop)		1		V
	(pin 9)	OFF		0.8		V
Lon	Pilot input level for lamp ON	f = 19 KHz	4	6	9	mV
Hys	Pilot input level hysteresis for lamp turn ON-OFF	f = 19 KHz		3		dB
CR	Capture range			± 7		%

^(*) R2 has to be adjusted for best figure of channel separation.

^(**) SCA = AUX. SUB. CARRIER.

Fig. 1 - Test circuit



Typical DC Voltages

Pins	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
(V)	6	1.9	1.3	3	3		0	0.18		1.4	1.4	1.2	1.4	1.4	1.4	2.2

Fig. 2 - P.C. board and components layout of the test circuit of fig. 1 (1:1 scale)




Fig. 3 - Channel separation vs. modulation frequency




Fig. 4 - Distortion vs. modulation frequency




Fig. 5 - Channel separation vs. input level




Fig. 6 - Distortion vs. input level




Fig. 7 - Channel separation vs. supply voltage





Fig. 8 - Distortion vs. supply



APPLICATION SUGGESTION (see test circuit of fig. 1)

Component	Recommended value	Purpose	Smaller than recommended value	Larger than recommended value
C1	3.3 μF	Input coupling	Poor low frequency response and separation	
C2	1 μF	LPF for stereo switch level detector	Shorter time to switch mono to stereo	Longer time to switch mono to stereo
C3 (*) R3 R4	680 pF 15 KΩ 5 KΩ	Set VCO free running frequency	High VCO jitter Wide capture range	Narrower capture range


(*) Polyester ± 5%.

APPLICATION SUGGESTION (continued)

Component	Recommended value	Purpose	Smaller than recommended value	Larger than recommended value
C4 R5 (**)	15 nF 3.9 KΩ	Load and deemphasis right channel	Low output voltage	Higher distortion for low V _s
C5 R6 (**)	15 nF 3.9 KΩ	Load and deemphasis left channel	Low output voltage	Higher distortion for low V _s
C6	47 nF	Input PLL coupling	Poor low frequency response and separation	
C7 C8	220 nF 470 nF 1 KΩ	Loop filter	High stereo distortion	Narrower capture range
D1		Stereo indicator	3	
R7		Sets lamp current	Excess IC dissipation	Dim lamp
R2 (***)	270 Ω	Channel separation		

^(**) Deemphasis = $50 \mu s$.

Fig. 9 - Application circuit for portable stereo radio receivers



^(***) Separation can be improved by trimmer adjustement (470 Ω).

TEA2025B



STEREO AUDIO AMPLIFIER

- DUAL OR BRIDGE CONNECTION MODES
- FEW EXTERNAL COMPONENTS
- WORKS WITH LOW SUPPLY VOLTAGE: 3V
- HIGH CHANNEL SEPARATION
- NO SHOCK NOISE WHEN SWITCH ON OR OFF
- MAXIMUM VOLTAGE GAIN OF 45dB (ADJUSTABLE WITH EXTERNAL RE-SISTOR)
- SOFT CLIPPING

- THERMAL PROTECTION
- $3V \leq V_{CC} \leq 12V$
- $\begin{array}{l} \blacksquare \ \ \, \mathsf{P} = 2 \, \mathsf{x} \, \, \mathsf{1W}, \, \mathsf{V}_{\mathsf{CC}} = 6 \, \mathsf{V}, \, \mathsf{R}_{\mathsf{L}} = 4 \Omega \\ \ \ \, \mathsf{P} = 2 \, \mathsf{x} \, \, \mathsf{2.3W}, \, \mathsf{V}_{\mathsf{CC}} = 9 \, \mathsf{V}, \, \mathsf{R}_{\mathsf{L}} = 4 \Omega \\ \ \ \, \mathsf{P} = 2 \, \mathsf{x} \, \, \mathsf{0.1W}, \, \mathsf{V}_{\mathsf{CC}} = 3 \, \mathsf{V}, \, \mathsf{R}_{\mathsf{L}} = 4 \Omega \\ \end{array}$




Powerdip 12 +2 +2

ORDERING NUMBER: TEA 2025B

MAXIMUM RATINGS


V_{s}	Supply voltage	15	V
ان	Output peak current	1.5	Α
T_i	Junction temperature	150	°C
T _{stq}	Storage temperature	-40 to +150	°C

BLOCK DIAGRAM




88TEA20258-B1

PIN CONNECTION



SCHEMATIC DIAGRAM



THERMAL DATA

· · · · · · · · · · · · · · · · · · ·	
$R_{th(j-c)}$ Junction-case thermal resistance 15 $R_{th(j-c)}$ Junction-ambient thermal resistance (See note) 60	°C/W °C/W

Note: The $R_{th(j-a)}$ is measured on devices bonded on a $10 \times 5 \times 0.15$ cm glass-epoxy substrate with a $35\mu m$ thick copper surface of 5 cm 2 .

$\textbf{ELECTRICAL CHARACTERISTICS} \ \, (\textbf{T}_{amb} = 25^{\circ}\text{C}, \, \textbf{V}_{CC} = 9 \text{V}, \, \text{Stereo unless otherwise specified})$

Parameter		Test Conditions	Min	Тур	Max	Unit
Vs	Supply voltage		3	_	12	V
IQ	Quiescent current		_	40	50	- mA
Vo	Quiescent output voltage	,	_	4.5	_	V
Av	Voltage gain					V 10-18/00
		Stereo	43	45	47	dB
		Bridge	49	51	53	uр
ΔA_V	Voltage gain difference		_	_	± 1	dB
Rj	Imput impedance		_	30	_	kΩ
Po	Output power	f = 1KHz; d = 10%				
		Stereo – per channel				
		$V_{CC} = 9V : R_L = 4\Omega$	1.7	2.3		
		R _L = 8Ω	_	1.3	_	
		$V_{CC} = 6V : R_L = 4\Omega$	0.7	1	_	
		R _L = 8Ω		0.6		W
		$V_{CC} = 3V : R_L = 4\Omega$ Bridge	_	0.1		
		$V_{CC} = 9V : R_{L} = 8\Omega$	· _	4.7	_	
		$V_{CC} = 6V : R_L = 4\Omega$	-	2.8	_	
d	Distortion	$V_{CC} = 9V; R_{L} = 4\Omega$ f = 1KHz; $P_{O} = 250 \text{ mW}$				
		Stereo	_	0.3	1.5	0/
		Bridge	_	0.5		%
SVR	Supply voltage rejection	$R_G = 0$, $A_V = 45$ dB, $V_{ripple} = 150$ mV RMS, $f_{ripple} = 100$ Hz	40	46	_	dB
Vn	Input noise voltage	A _V = 200, Bandwidth: 20Hz to 20KHz				
		$R_G = 0$ $R_G = 10k\Omega$	_	1.5 3	3 6	μ∨
СТ	Cross-talk	$R_G = 10k\Omega;$ $f = 1KHz; R_L = 4\Omega; P_O = 1W$	40	55	_	dB

Fig. 1 - Distortion versus output power




Fig. 2 - Distortion versus output power




Fig. 3 - Distortion versus output frequency




Fig. 4 - Output power/versus supply voltage




Fig. 5 - Bridge application





Fig. 6 - Stereo application








BUS-CONTROLLED AUDIO MATRIX

■ 5 STEREO INPUTS

- 4 STEREO OUPUTS
- GAIN CONTROL 0/2/4/6DB/MUTE FOR EACH OUTPUT
- CASCADABLE (2 DIFFERRENT ADDRESSES)
- SERIAL BUS CONTROLLED
- VERY LOW NOISE




DESCRIPTION


The TEA6420 switches 5 stereo audio on 4 stereo outputs.

All the switching possibities are changed through the ${\rm I}^2{\rm C}$ BUS.

PIN CONNECTIONS



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	10.2	V
Toper	Operating ambient temperature	- 20 to + 85	°C
Tstg.	Storage Temperature	- 55 to + 150	°C

THERMAL DATA

Symbol	Parameter	Value	Unit
R _{th(j-a)}	Junction - ambient thermal resistance	75	°C/W

ELECTICAL CHARACTERISTICS

 $T_A=25^{o}C,~V_S=9V,~R_L=10k\Omega,~R_G=600\Omega,~f=1kHz$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
SUPPLY						
Vs	Supply Voltage		8	9	10.2	V
Is	Supply Current			5	8	mA
SVR	Ripple Rejection	$W_{IN} = 500 \text{mV}_{RMS}, BW = 20 - 20 \text{kHz}$		80		dB
MATRIX						
V _{IN}	Input DC Level			5		V
Rı	Input Resistance		30	50		kΩ
Cs	Channel Separation	$W_{IN} = 2V_{RMS}, BW = 20 - 20kHz$		90		dB
OUTPUT I	BUFFER					
Vout	Output DC Level			5		V
Rout	Output Resistance			50		Ω

ELECTRICAL CHARACTERISTICS (continued)

 $T_A = 25^{\circ}C$, $V_S = 9V$, $R_L = 10k\Omega$, $R_G = 600\Omega$, f = 1kHz (unless otherwise specified)

Symbol	Parameter	neter Test conditions		Тур.	Max.	Unit
OUTPUT I	BUFFER (continued)					
e _{NI}	Input Noise	BW = 20 - 20kHz, flat		3		μV
S/N	Signal to Noise Ratio	V _{IN} = V _{OUT} = 1V _{RMS}		110		dB
G _{min}	Min. Gain		-1	0	+ 1	dB
G _{max}	Max. Gain		5	6	7	dB
d	Distortion	V _{IN} = V _{OUT} = 1V _{RMS}		0.01		%
V _{CL}	Clipping Level	d = 0.3%	2	2.5	2	V _{RMS}
RL	Output Load Resistance		2			kΩ
BUS INPU	iT					

V _{IL}	Input Low Voltage				1	V
V_{IN}	Input High Voltage (pin 24)		4			V
lı	Input Current		- 10		10	μА
Vo	Output Voltage	I _O = 3mA ; SDA Acknowledge pin			0.4	V
R _{pu}	ADDR Pullup Resistor	Note 1		50		kΩ

Note: 1. Rpu is an internal pull-up resistor connected between the address programming pin ADDR and the internal positive supply voltage. Leaving ADDR disconnected or "floating" allows it to become logic 1. Connecting ADDR externally to the GND pin forces it to logic 0.

SOFTWARE SPECIFICATION

1. Chip address

Address	HEX	ADDR
1001 1000	98	0
1001 1010	9A	1

2. Data bytes

Output	select							
X	0	0	G ₁	G₀	l ₂	I ₁	l ₀	Output 1
	0	1						Output 2
	1	0				1		Output 3
	1	1						Output 4
Input se	elect							
X	Q ₁	Q0	G ₁	G ₀	0	0	0	Input 0
					0	0 -	1	Input 1
				1	0	1	. 0	Input 2
					0	1	1	Input 3
					1	0	0	Input 4
					1	0	. 1	Mute
Gain se	lect							
X	Q ₁	Q0	0	0	l ₂	11	lo	Gain = 6 dB
			0	1				Gain = 4 dB
			1	0				Gain = 2 dB
			1	1]		Gain = 0 dB

X = don't care


MSB is transmitted first

Example: 0 10 01 100 connects outputs 3 with input 4 at a gain of 4dB

The following are selected after power-on reset: input 4 selected for all outputs; gain = 0dB.



TYPICAL APPLICATION






TEB1033 TEF1033 - TEC1033

BIPOLAR DUAL OPERATIONAL AMPLIFIERS

- LOW DISTORTION RATIO
- LOW NOISE
- VERY LOW SUPPLY CURRENT
- LOW INPUT OFFSET CURRENT
- VERY LOW INPUT OFFSET VOLTAGE
- LARGE COMMON-MODE RANGE
- HIGH GAIN
- HIGH OUTPUT CURRENT
- GAIN-BANDWIDTH PRODUCT: 2.5 MHz
- TEMPERATURE DRIFT: 2 μV/°C
- LONG TERM STABILITY: 8 µV/YEAR

(for $T_{amb} \leq 50 \,^{\circ}C$)

■ THE TEB1033 AND TEF1033 ARE PIN TO PIN REPLACEMENT OF THE LS204C AND LS204 RESPECTIVELY



DESCRIPTION

The TEB1033, TEF1033 and TEC1033 are high performance dual-operational amplifiers intended for active filter applications. The internal phase compensation allows stable operation as voltage follower in spite of their high gain-bandwidth products.


The circuits present very stable electrical characteristics over the entire supply voltage range.

ORDER CODES

Number Range N D TEB1033 0 °C to + 70 °C • • • TEF1033 − 40 °C to + 105 °C • • •	Part	Temperature	Package				
1	Number	Range	N	D	GC		
TEF1033	TEB1033	0 °C to + 70 °C	•	•			
	TEF1033	- 40 °C to + 105 °C	•	•			
TEC1033	TEC1033	- 55 °C to + 125 °C			•		

Examples :TEB1033N, TEC1033GC


PIN CONNECTIONS (top views)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
Vcc	Supply Voltage		± 18	V
V ₋	Input Voltage		± V _{CC}	V
V _{ID}	Differential Input Voltage		± (V _{CC} −1)	V
P _{tot}	Power Dissipation	TEB1033D, TEF1033D TEB1033N TEC1033GC	400 665 665	mW
T _{oper}	Operating Free-air Temperature Range	TEB1033 TEF1033 TEC1033	0 to + 70 - 40 to + 105 - 55 to + 125	°C
T _{stg}	Storage Temperature Range		- 55 to + 150	°C

BLOCK DIAGRAM



Case	Outputs	Inverting Inputs	Non-inverting Inputs	Vċc	Vcc	N. C.
DIP8 SO8	1, 7	2, 6	3, 5	8	4	
LCC20	2, 17	5, 15	7, 12	20	10	*


^{*} LCC20 : Other pins are not connected.

ELECTRICAL CHARACTERISTICS

Symbol	Parameter		TEB 1033 TEF 1033 TEC 1033		
		Min.	Тур.	Max.	
V _{IO}	Input Offset Voltage $T_{amb} = 25 ^{\circ}\text{C} (RS \le 10 \text{k}\Omega)$ $T_{min} \le T_{amb} \le T_{max}$		0.3	1 3	mV
DV _{IO}	Input Offset Voltage Drift		2		μV/°C
I _{IO}	Input Offset Current $T_{amb} = 25 ^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		5	20 40	nA
I _{IB}	Input Bias Current $T_{amb} = 25 ^{\circ}\text{C}$ $T_{min} \leq T_{amb} \leq T_{max}$		50	100 200	nA
A _{vd}	Large Signal Voltage Gain $ (R_L=2~k\Omega,~V_O=\pm~10~V) \\ T_{amb}=25~^{\circ}C \\ T_{min}\leq T_{amb}\leq T_{max} $	100 100	300		V/mV
SVR	Supply Voltage Rejection Ratio DV_{CC} from \pm 15 V to \pm 4 V T_{amb} = 25 °C $T_{min} \le T_{amb} \le T_{max}$	100	110		dB
loc	Supply Current, all Amp, no Load $T_{amb}=25~^{\circ}C$ $T_{min}\leq T_{amb}\leq T_{max}$		1	1.5 2	mA
Vı	Input Voltage Range T _{amb} = 25 °C	- 12		+ 12	V
CMR	Common Mode Rejection Ratio $ \begin{array}{ll} (R_S \leq 10 \ k\Omega, \ V_I = \pm \ 10 \ V) \\ T_{amb} = 25 \ ^{\circ}C \\ T_{min} \leq T_{amb} \leq T_{max} \end{array} $	100 100	110		dB
l _{os}	Output Short-circuit Current $T_{amb} = 25$ °C $T_{min} \le T_{amb} \le T_{max}$	10 10	23	40 40	mA
± V _{opp}	$ \begin{array}{lll} \text{Output Voltage Swing} \\ T_{amb} = 25 ^{\circ}\text{C} & R_{L} = 2 \text{k}\Omega \\ T_{min} \leq T_{amb} \leq T_{max} & R_{L} = 2 \text{k}\Omega \\ V_{CC} = \pm 4 \text{V}, R_{L} = 2 \text{K}\Omega \\ V_{CC} = \pm 6 \text{V}, R_{L} = 600 \Omega \end{array} $	13 12 2.8 4.6	14		V
S _{vo}	Slew-rate (V $_{I}$ = \pm 10 V, R $_{L}$ = 2 k $\Omega,$ C $_{L}$ \leq 100 pF, T $_{amb}$ = 25 °C, unity gain)	0.6	1	3	V/µs
GBP	Gain Bandwidth Product (f = 100 KHz, T_{amb} = 25 °C, V_{IN} = 10 mV, R_L = 2 k Ω , C_L = 100 pF)	1.8	2.5	3.2	MHz
Rı	Input Resistance (T _{amb} = 25 °C)		1		MΩ


ELECTRICAL CHARACTERISTICS(continued)

Symbol	Parameter	TEB 1033 TEF 1033 TEC 1033			Unit
		Min.	Тур.	Max.	
THD	Total Harmonic Distortion (f = 1KHz, A_v = 20 dB, R_L = 2 k Ω $C_L \le$ 100 pF, T_{amb} = 25 °C, V_o = 2 V_{pp})		0.008	0.05	%
Vn	Equivalent Input Noise Voltage (f = 1 KHz) $R_S = 50~\Omega$ $R_S = 1~k\Omega$ $R_S = 10~k\Omega$		8 10 18	15	nV/√Hz
V _{OPP.}	Large Signal Voltage Swing R_L =10 $k\Omega,f$ = 10 KHz	26	28		V
φΜ	Phase Margin		45		Degrees
V_{o1}/V_{o2}	Channel Separation	100	120		dB




SUPPLY CURRENT VS. AMBIENT TEMPERATURE

E88TEB1033-02



SUPPLY CURRENT VS. SUPPLY VOLTAGE


E88TEB1033-03



OFFSET VOLTAGE VS. AMBIENT TEMPERATURE


E88TEB1033-04






TOTAL INPUT NOISE VS. FREQUENCY

E88TEB1033-05



GAIN BANDWIDTH PRODUCT VS. FREQUENCY


E88TEB1033-06



BODE PLOT

E88TEB1033-07

TYPICAL APPLICATION




TEB4033 TEF4033 - TEC4033

BIPOLAR QUAD OPERATIONAL AMPLIFIERS

- LOW DISTORTION RATIO
- LOW NOISE
- VERY LOW SUPPLY CURRENT
- LOW INPUT OFFSET CURRENT
- VERY LOW INPUT OFFSET VOLTAGE
- LARGE COMMON-MODE RANGE
- HIGH GAIN
- HIGH OUTPUT CURRENT
- GAIN-BANDWIDTH PRODUCT: 2.5 MHz
- TEMPERATURE DRIFT : 2 uV/°C
- LONG TERM STABILITY: 8 µV/YEAR

(for T_{amb} ≤ 50 °C)

■ THE TEB4033 AND TEF4033 ARE PIN TO PIN REPLACEMENT OF THE LS404C AND LS404 RESPECTIVELY



DESCRIPTION

The TEB4033, TEF4033 and TEC4033 are high performance quad-operational amplifiers intended for active filter applications. The internal phase compensation allows stable operation as voltage follower in spite of their high gain-bandwidth products.


The circuits present very stable electrical characteristics over the entire supply voltage range.

ORDER CODES

Part	Temperature	Package			
Number	Range	N	D	GC	
TEB4033	0 °C to + 70 °C	•	•		
TEF4033	- 40 °C to + 105 °C	•	•		
TEC4033	- 55 °C to + 125 °C			•	

Examples: TEB4033N, TEC4033GC


PIN CONNECTIONS (top views)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
Vcc	Supply Voltage		± 18	V
VI	Input Voltage		± V _{CC}	V
V_{ID}	Differential Input Voltage		± (V _{CC} -1)	V
P _{tot}	Power Dissipation	TEB4033D, TEF4033D TEB4033N, TEF4033N TEC4033GC	400 665 665	mW
T _{oper}	Operating Free-air Temperature Range	TEB4033 TEF4033 TEC4033	0 to + 70 - 40 to + 105 - 55 to + 125	°C
T _{stg}	Storage Temperature Range		- 65 to + 150	°C

BLOCK DIAGRAM



Case	Outputs	Inverting Inputs	Non-inverting Inputs	Vċc	Vcc	N. C.
DIP14 CERDIP14 SO14	1, 7 8, 14	2, 6 9, 13	3, 5 10, 12	4	11	
LCC20	2, 10 12, 20	3, 9 13, 19	4, 8 14, 18	6	16	*

^{*} LCC20 : Other pins are not connected.


ELECTRICAL CHARACTERISTICS

 $\begin{array}{l} V_{\text{CC}} = \pm \ 15 \ \text{V} \ (\text{unless otherwise specified}) \\ \text{TEC 4033} : \quad -55 \le T_{amb} \le +125 \ ^{\circ}\!\text{C} \\ \text{TEF 4033} : \quad -40 \le T_{amb} \le +105 \ ^{\circ}\!\text{C} \\ \text{TEB 4033} : \quad 0 \le T_{amb} \le +70 \ ^{\circ}\!\text{C} \\ \end{array}$

Symbol	Parameter	-	TEB 4033 TEF 4033 TEC 4033		
		Min.	Тур.	Max.	
V _{IO}	Input Offset Voltage $T_{amb} = 25 ^{\circ}C (R_S \leq 10 k\Omega)$ $T_{min} \leq T_{amb} \leq T_{max}$		0.3	1 3	mV
DV _{IO}	Input Offset Voltage Drift		2		μV/°C
I _{IO}	Input Offset Current $T_{amb} = 25 \text{ °C}$ $T_{min} \leq T_{amb} \leq T_{max}$		5	20 40	nA
I _{IB}	Input Bias Current $T_{amb} = 25 ^{\circ}C$ $T_{min} \leq T_{amb} \leq T_{max}$		50	100 200	nA
A _{vd}	Large Signal Voltage Gain $ (R_L = 2 \text{ k}\Omega, \text{ V}_O = \pm \text{ 10 V}) $ $ T_{amb} = 25 \text{ °C} $ $ T_{min} \leq T_{amb} \leq T_{max} $	100	300		,V/mV
SVR	Supply Voltage Rejection Ratio DV_{CC} from \pm 15 V to \pm 4 V T_{amb} = 25 °C $T_{min} \le T_{amb} \le T_{max}$	100 100	110		dB
- I _{CC}	Supply Current, all Amp, no Load $T_{amb} = 25 ^{\circ}C$ $T_{min} \leq T_{amb} \leq T_{max}$		2	3 4	mA
VI	Input Voltage Range T _{amb} = 25 °C	- 12		+ 12	V
CMR	Common Mode Rejection Ratio $ (R_S \leq 10 \text{ k}\Omega, \text{ V}_1 = \pm 10 \text{ V}) $ $ T_{amb} = 25 \text{ °C} $ $ T_{min} \leq T_{amb} \leq T_{max} $	100 100	110		dB
los	Output Short-circuit Current $T_{amb} = 25 ^{\circ}\!C$ $T_{min} \leq T_{amb} \leq T_{max}$	10 10	23	40 40	mA
± V _{opp}	$ \begin{array}{lll} \text{Output Voltage Swing} \\ T_{amb} = 25 ^{\circ}\text{C} & R_{L} = 2 k\Omega \\ T_{min} \leq T_{amb} \leq T_{max} & R_{L} = 2 k\Omega \\ V_{CC} = \pm 4 V, R_{L} = 2 k\Omega \\ V_{CC} = \pm 6 V, R_{L} = 600 \Omega \end{array} $	13 12 2.8 4.6	14		V
S _{vo}	Slew-rate (V $_{I}$ = \pm 10 V, R $_{L}$ = 2 k Ω C $_{L}$ \leq 100 pF, T $_{amb}$ = 25°C, unity gain)	0.6	1	3	V/μs
GBP	Gain Bandwidth Product (f = 100 KHz, T_{amb} = 25 °C, V_{IN} = 10 mV, R_L = 2 k Ω , C_L = 100 pF)	1.8	2.5	3.2	MHz
Rı	Input Resistance (T _{amb} = 25 °C)		1		MΩ


ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	TEB 4033 TEF 4033 TEC 4033			Unit
		Min.	Тур.	Max.	
THD	Total Harmonic Distortion (f = 1KHz, A_v = 20 dB, R_L = 2 k Ω $C_L \le$ 100 pF, T_{amb} = 25 °C, V_o = 2 V_{pp})		0.008	0.05	%
V _n	Equivalent Input Noise Voltage (f = 1 KHz) $R_S = 50~\Omega$ $R_S = 1~k\Omega$ $R_S = 10~k\Omega$		8 10 18	15	nV/√Hz
V _{OPP}	Large Signal Voltage Swing $R_L = 10 \text{ k}\Omega, f = 10 \text{ KHz}$	26	28	-	V
φΜ	Phase Margin		45		Degrees
V_{o1}/V_{o2}	Channel Separation	100	120		dB




SUPPLY CURRENT VS. AMBIENT TEMPERATURE

E88TEB4033-02



SUPPLY CURRENT VS. SUPPLY VOLTAGE


E88TEB4033-03



OFFSET VOLTAGE VS. AMBIENT TEMPERATURE


E88TEB4033-04






TOTAL INPUT NOISE VS. FREQUENCY

E88TEB4033-05



GAIN BANDWIDTH PRODUCT VS. FREQUENCY


E88TEB4033-06



BODE PLOT

E88TEB4033-07

TYPICAL APPLICATION



TS271C,I,M



PROGRAMMABLE SINGLE CMOS OP-AMPs


- OFFSET NULL CAPABILITY (by external compensation)
- SYMMETRICAL OUTPUT CURRENTS
- HIGH GAIN BANDWIDTH PRODUCT
- THE TRANSFER FUNCTION IS LINEAR
- CONSUMPTION CURRENT AND DYNAMIC PARAMETERS ARE STABLE REGARDING THE VOLTAGE POWER SUPPLY VARIATIONS
- DYNAMIC CHARACTERISTICS ADJUSTABLE BY ISET
- VERY LARGE ISET RANGE
- PIN TO PIN COMPATIBLE WITH SINGLE OP-ERATIONAL AMPLIFIER (UA776)
- STABLE AND LOW OFFSET VOLTAGE
- INTERNAL ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS
- THREE INPUT OFFSET VOLTAGE SELECTIONS: STANDARD (10mV), A (5mV), B (2mV)

DESCRIPTION

The TS271 is low cost, low power single operational amplifier designed to operate with single or dual supplies. This operational amplifiers uses the SGS-THOMSON silicon gate LIN MOS process giving it an excellent consumption-speed ratio. This amplifier is ideally suited for low consumption applications.

The power supply is externally programmable with a resistor connected between pins 8 and 4. It allows to choose the best consumption-speed ratio and the consumption can be minimized according to the required speed. These devices are specified for the following I_{SET} current values: 1.5μA, 25μA, 130μA.


The input impedance is similar to the J-FET input impedance: very high input impedance and extremely low input offset and bias currents. They allow to minimize the static errors in low impedance applications.




ORDER CODES

Part Number	Temperature Range	Pa	acka	ge
Fait Number	N		J	D
TS271C/AC/BC	0°C to + 70°C	•	•	•
TS271I/AI/BI	- 40°C to + 105°C	•	•	•
TS271M/AM/BM	- 55°C to + 125°C	•	•	•
Example: TS271	ACN			

PIN CONNECTIONS (Top view)



BLOCK DIAGRAM



MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC} ⁺	Supply Voltage (Note 1)		18	V
V _{id}	Differential Input Voltage (Note 2)		± 18	V
Vi	Input Voltage (Note 3)		- 0.3 to 18	V
lo	Output Current for V _{CC} ⁺ ≥ 15V		± 30	mA
T _{oper}	Operating Free-Air Temperature Range	TS271C/AC/BC TS271I/AI/BI TS271M/AM/BM	0 to + 70 - 40 to + 105 - 55 to + 125	°C
T _{stg}	Storage Temperature Range		- 65 to + 150	°C

Notes:

All voltage values, except differential voltage, are with respect to network ground terminal.


2. 3. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.

The magnitude of the input and the output voltages must never exceed the magnitude of the postive supply voltage.


OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC} ⁺	Supply Voltage	3* to 16	V
V _{ic}	Common Mode Input Voltage Range	0 to V _{CC} ⁺ - 1.5	V

^{*} Selected devices only.



OFFSET VOLTAGE NULL CIRCUIT



RESISTOR BIASING





Figure 1: R_{SET} Connected to V_{CC}⁻.



S90TS271-06

ELECTRICAL CHARACTERISTICS FOR I_{SET} = $1.5\mu A$

 $V_{CC}^+ = +10V$, $V_{CC}^- = 0V$, $T_{AMB} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	TS	271C/AC	/BC		S271I/AI. 271M/AN		Unit
		Min.	Тур.	Max.	Min.	Тур.	Max.	
V _{io}	Input Offset Voltage $V_O = 1.4V, V_i = 0V \qquad TS271C/I/M \\ TS271AC/AI/AM \\ TS271BC/BI/BM$		1.1 0.9 0.25	10 5 2		1.1 0.9 0.25	10 5 2	mV
	T _{MIN} ≤ T _{AMB} ≤ T _{MAX} TS271C/I/M TS271AC/AI/AM TS271BC/BI/BM			12 6.5 3			12 6.5 3.5	
DV_io	Input Offset Voltage Drift		0.7			0.7		μV/°C
l _{io}	$\begin{aligned} & \text{Input Offset Current} \\ & V_i = 5V, \ V_o = 5V \\ & T_{\text{MIN}} \leq T_{\text{AMB}} \leq T_{\text{MAX}} \end{aligned}$		1	100		1	200	pA
l _{ib}	$\label{eq:local_local_local} \begin{split} & \text{Input Bias Current} \\ & V_i = 5V, \ V_o = 5V \\ & T_{\text{MIN}} \leq T_{\text{AMB}} \leq T_{\text{MAX}} \end{split}$		1	150		1	300	pA
V _{OH}	$\begin{aligned} & \text{High Level Output Voltage} \\ & \text{V_{i} = 10mV, R_{L} = $1M\Omega$} \\ & \text{T_{MIN} \leq T_{AMA}} \end{aligned}$	8.8 8.7	9		8.8 8.6	9		V
V_{OL}	Low Level Output Voltage (Vi = - 10mV)			50			50	mV
A_{vd}	$ \begin{array}{l} \text{Large Signal Voltage Gain} \\ \text{$V_o = 1$V to 6$V, $R_L = 1$MΩ, $V_i = 5$V} \\ \text{$T_{MIN} \le T_{AMB} \le T_{MAX}$} \end{array} $	30 20	100		30 20	100		V/mV
GBP	Gain Bandwidth Product ($A_v = 40 dB$, $R_L = 1 M\Omega$, $C_L = 100 pF$, $f_{in} = 10 \ kHz$)		0.1			0.1		MHz
CMR	Common Mode Rejection Ratio $V_0 = 1.4V$, $V_i = 1V$ to 7.4V	60	80		60	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CC}^+ = 5V$ to $10V$, $V_o = 1.4V$	60	80		60	80		dB
lcc	$ \begin{aligned} & \text{Supply Current (per amplifier)} \\ & A_v = 1, \text{ no load, } V_o = 5V \\ & T_{MIN} \leq T_{AMB} \leq T_{MAX} \end{aligned} $		10	15 17		10	15 18	μА
lo	Output Short Circuit Current $V_i = 10mV$, $V_o = 0V$	45	60	85	45	60	85	mA
I _{sink}	Output Sink Current $Vi = -10mV, V_0 = V_{CC}$	35	45	65	35	45	65	mA
S _{vo}	Slew-Rate at Unity Gain $R_L = 1M\Omega$, $C_L = 100pF$		0.04			0.04		V/µs
Øm	Phase Margin at Unity Gain $A_{\text{V}} = 40 \text{ dB}, \ R_{\text{L}} = 1 \text{M}\Omega$ $C_{\text{L}} = 10 \text{pF}$ $C_{\text{L}} = 100 \text{pF}$		35 10			35 10		degrees
K _{ov}	Overshoot Factor		40 70			40 70		%
V _n	Equivalent Input Noise Voltage $f = 1kHz$, $R_S = 10\Omega$		68			68		nV∕√Hz

TYPICAL CHARACTERISTICS FOR ISET = 1.5μA

Figure 2: Supply Current (each amplifier) versus Supply Voltage.




Figure 4a: High Level Output Voltage versus High Level Output Current.




Figure 5a: Low Level Output Voltage versus Low Level Output Current.




Figure 3: Input Bias Current versus Free Air Temperature.




Figure 4b: High Level Output Voltage versus High Level Output Current.





Figure 5b : Low Level Output Voltage versus Low Level Output Current.



TYPICAL CHARACTERISTICS FOR I_{SET} = 1.5μA (continued)

Figure 6: Open Loop Frequency Response and Phase Shift.




Figure 7 : Gain Bandwidth Product versus Supply Voltage.




Figure 9 : Phase Margin versus Capacitive




Figure 8 : Phase Margin versus Supply Voltage.





Figure 10: Slew Rates versus Supply Voltage.



ELECTRICAL CHARACTERISTICS FOR I_{SET} = 25μ A

 $V_{CC}^+ = +10V$, $V_{CC}^- = 0V$, $T_{AMB} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	TS	271C/AC	/BC		5271I/AI 271M/AN		Unit
		Min.	Тур.	Max.	Min.	Тур.	Max.	
Vio	$\label{eq:local_problem} \begin{split} & \text{Input Offset Voltage} \\ & V_O = 1.4 V, V_i = 0 V & \text{TS271C/I/M} \\ & \text{TS271AC/AI/AM} \\ & \text{TS271BC/BI/BM} \\ & T_{\text{MIN}} \leq T_{\text{AMB}} \leq T_{\text{MAX}} & \text{TS271C/I/M} \\ & \text{TS271AC/AI/AM} \\ & \text{TS271AC/AI/AM} \end{split}$		1.1 0.9 0.25	10 5 2 12 6.5		1.1 0.9 0.25	10 5 2 12 6.5	mV
DVio	TS271BC/BI/BM Input Offset Voltage Drift		2	3		2	3.5	μV/°C
lio	Input Offset Voltage Diff. Input Offset Current $V_i = 5V, V_0 = 5V$ $T_{MIN} \le T_{AMB} \le T_{MAX}$		1	100		. 1	200	рА
l _{ib}	$ \begin{aligned} &\text{Input Bias Current} \\ &V_i = 5V, V_o = 5V \\ &T_{MIN} \leq T_{AMB} \leq T_{MAX} \end{aligned} $		1	150		1	300	рА
V _{OH}	$ \begin{aligned} & \text{High Level Output Voltage} \\ & \text{V}_{\text{i}} = 10\text{mV}, \text{R}_{\text{L}} = 100\text{k}\Omega \\ & \text{T}_{\text{MIN}} \leq \text{T}_{\text{MAB}} \leq \text{T}_{\text{MAX}} \end{aligned} $	8.7 8.6	8.9		8.7 8.5	8.9		V
V _{OL}	Low Level Output Voltage (Vi = - 10mV)			50			50	mV
A _{vd}	Large Signal Voltage Gain $V_{o}=1V \text{ to 6V, } R_{L}=100k\Omega, \ V_{i}=5V$ $T_{MIN}\leq T_{AMB}\leq T_{MAX}$	30 20	50		30 10	50		V/mV
GBP	Gain Bandwidth Product ($A_V = 40 dB$, $R_L = 100 k\Omega$, $C_L = 100 pF$, $f_{in} = 100 kHz$)		0.7			0.7		MHz
CMR	Common Mode Rejection Ratio V _o = 1.4V, V _i = 1V to 7.4V	60	80		60	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CO}^+ = 5V$ to $10V$, $V_0 = 1.4V$	60	80		60	80		dB
Icc	$\begin{aligned} & \text{Supply Current (per amplifier)} \\ & A_V = 1, \text{ no load, } V_0 = 5V \\ & T_{MIN} \leq T_{AMB} \leq T_{MAX} \end{aligned}$		150	200 250		150	200 300	μА
Io	Output Short Circuit Current $V_i = 10mV$, $V_o = 0V$	45	60	85	45	60	85	mA
I _{sink}	Output Sink Current $Vi = -10mV$, $V_0 = V_{CC}$	35	45	65	35	45	65	mA
S _{vo}	Slew-Rate at Unity Gain $R_L = 100k\Omega$, $C_L = 100pF$		0.6			0.6		V/µs
Øm	Phase Margin at Unity Gain $A_{v}=40~\text{dB},R_{L}=100\text{k}\Omega$ $C_{L}\text{= 10pF}$ $C_{L}\text{= 100pF}$		50 30			50 30		degrees
K _{ov}	Overshoot Factor		30 50			30 50		%
Vn	Equivalent Input Noise Voltage f = 1kHz, $R_S = 10\Omega$		38			38		nV∕√Hz

TYPICAL CHARACTERISTICS FOR ISET = 25µA

Figure 11: Supply Current (each amplifier) versus Supply Voltage.




Figure 13a: High Level Output Voltage versus High Level Output Current.




Figure 14a: Low Level Output Voltage versus Low Level Output Current.




Figure 12: Input Bias Current versus Free Air Temperature.




Figure 13b: High Level Output Voltage versus High Level Output Current.





Figure 14b: Low Level Output Voltage versus Low Level Output Current.



TYPICAL CHARACTERISTICS FOR ISET = 25µA (continued)

Figure 15: Open Loop Frequency Response and Phase Shift.




Figure 16: Gain Bandwidth Product versus Supply Voltage.




Figure 18: Phase Margin versus Capacitive Load.




Figure 17: Phase Margin versus Supply Voltage.





Figure 19: Slew Rates versus Supply Voltage.



ELECTRICAL CHARACTERISTICS FOR I_{SET} = 130μA

 $V_{CC}^+ = + 10V$, $V_{CC}^- = 0V$, $T_{AMB} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	TS	271C/AC	/BC		5271I/AI/ 271M/AM		Unit
		Min.	Тур.	Max.	Min.	Тур.	Max.	
Vio	Input Offset Voltage $V_O = 1.4V, \ V_i = 0V \qquad TS271C/I/M \\ TS271AC/AI/AM \\ TS271BC/BI/BM \\ T_{MIN} \le T_{AMB} \le T_{MAX} \qquad TS271C/I/M$		1.1 0.9 0.25	10 5 2		1.1 0.9 0.25	10 5 2	mV
	TS271AC/AI/AM TS271BC/BI/BM			6.5			6.5 3.5	
DV_io	Input Offset Voltage Drift		5			5		μV/°C
l _{io}	$\begin{aligned} & \text{Input Offset Current} \\ & V_i = 5V, \ V_0 = 5V \\ & T_{\text{MIN}} \leq T_{\text{AMB}} \leq T_{\text{MAX}} \end{aligned}$		1	100		1	200	pA
l _{ib}	Input Bias Current $V_i = 5V, \ V_0 = 5V \\ T_{MIN} \le T_{AMB} \le T_{MAX}$		1	150		1	300	pA
V _{OH}	High Level Output Voltage $V_i = 10$ mV, $R_L = 10$ kΩ $T_{MIN} \le T_{AMB} \le T_{MAX}$	8.2 8.1	8.4		8.2 8	8.4		V
V_{OL}	Low Level Output Voltage (Vi = - 10mV)			50			50	mV
A _{vd}	Large Signal Voltage Gain $V_o = 1V \text{ to } 6V, \ R_L = 10k\Omega, \ V_i = 5V$ $T_{MIN} \leq T_{AMB} \leq T_{MAX}$	10 7	15		10 6	15		V/mV
GBP	Gain Bandwidth Product ($A_v = 40dB$, $R_L = 10k\Omega$, $C_L = 100pF$, $f_{in} = 200 \text{ kHz}$)		2.3			2.3		MHz
CMR	Common Mode Rejection Ratio $V_0 = 1.4V$, $V_i = 1V$ to $7.4V$	60	80		60	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CC}^+ = 5V$ to $10V$, $V_0 = 1.4V$	60	70		60	70		dB
lcc	Supply Current (per amplifier) $A_v = 1, \text{ no load, } V_o = 5V$ $T_{MIN} \le T_{AMB} \le T_{MAX}$		800	1300 1400		800	1300 1500	μА
lo	Output Short Circuit Current $V_i = 10mV$, $V_o = 0V$	45	60	85	45	60	85	mA
I _{sink}	Output Sink Current Vi = - 10mV, V _o = V _{CC}	35	45	65	35	45	65	mA
S _{vo}	Slew-Rate at Unity Gain $R_L = 10k\Omega$, $C_L = 100pF$		4.5			4.5		V/µs
Øm	Phase Margin at Unity Gain $A_v = 40 \text{ dB, } R_L = 10 \text{k}\Omega$ $C_L = 10 \text{pF}$ $C_L = 100 \text{pF}$		65 50			65 50		degrees
Kov	Overshoot Factor		30 •30			30 30		%
Vn	Equivalent Input Noise Voltage $f = 1kHz$, $R_S = 10\Omega$		30			30		nV∕√Hz

TYPICAL CHARACTERISTICS FOR I_{SET} = 130μ A

Figure 20: Supply Current (each amplifier) versus Supply Voltage.




Figure 22a: High Level Output Voltage versus High Level Output Current.




Figure 23a: Low Level Output Voltage versus Low Level Output Current.




Figure 21: Input Bias Current versus Free Air Temperature.




Figure 22b: High Level Output Voltage versus High Level Output Current.





Figure 23b: Low Level Output Voltage versus Low Level Output Current.



TYPICAL CHARACTERISTICS FOR I_{SET} = 130μA (continued)

Figure 24: Open Loop Frequency Response and Phase Shift.






Figure 26:

Figure 25: Gain Bandwidth Product versus Supply Voltage.



Voltage.



Phase Margin versus Supply

Figure 27: Phase Margin versus Capacitive Load.






Figure 28: Slew Rates versus Supply Voltage.





VERY LOW POWER DUAL CMOS OP-AMPs

- EXCELLENT PHASE MARGIN ON CAPACITIVE LOADS
- SYMETRICAL OUTPUT CURRENTS
- LOW OUTPUT DYNAMIC IMPEDANCE
- THE TRANSFER FUNCTION IS LINEAR
- PIN TO PIN COMPATIBLE WITH STANDARD QUAD OP-AMPs (TL082 -LM358)
- STABLE AND LOW OFFSET VOLTAGE
- INTERNAL ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS
- THREE INPUT OFFSET VOLTAGE SELECTIONS: STANDARD (10mV), A (5mV), B (2mV)



ORDER CODES

Part Number	Temperature	Pa	acka	ge
raitivallibei	Range	N	J	D
TS27L2C/AC/BC	0°C to + 70°C	•	•	•
TS27L2I/AI/BI	- 40°C to + 105°C	•	•	•
TS27L2M/AM/BM	- 55°C to + 125°C	•	•	•
Evample - TS27L2	ACN			

Example: TS27L2ACN

DESCRIPTION

The TS272 series are low cost, low power dual operational amplifiers designed to operate with single or dual supplies. These operational amplifiers use the SGS-THOMSON silicon gate LIN MOS process giving them an excellent consumption-speed ratio. These series are ideally suited for low consumption applications.

Three power consumptions are available allowing to have always the best consumption-speed ratio:


• Icc= 10μA/amp. : TS27L2 (very low power)

• I_{CC} = 150 μ A/amp. : TS27M2 (low power)


• Icc= 1mA/amp. : TS272 (high speed)

The input impedance is similar to the J-FET input impedance: very high input impedance and extremely low input offset and bias currents. They allow to minimize the static errors in low impedance applications.

PIN CONNECTIONS (Top view)



BLOCK DIAGRAM



MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC} ⁺	Supply Voltage (Note 1)		18	V
V _{id}	Differential Input Voltage (Note 2)		± 18	V
Vi	Input Voltage (Note 3)		- 0.3 to 18	V
lo	Output Current for V _{CC} ⁺ ≥ 15V		± 30	mA
T _{oper}	Operating Free-Air Temperature Range	TS27L2C/AC/BC TS27L2I/AI/BI TS27L2M/AM/BM	0 to + 70 - 40 to + 105 - 55 to + 125	°C
T _{stg}	Storage Temperature Range		- 65 to + 150	°C

Notes:

All voltage values, except differential voltage, are with respect to network ground terminal.

2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal. 3.


The magnitude of the input and the output voltages must never exceed the magnitude of the postive supply voltage.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC} ⁺	Supply Voltage	3* to 16	. V
V _{ic}	Common Mode Input Voltage Range	0 to V _{CC} ⁺ - 1.5	V

^{*} Selected devices only.

SCHEMATIC DIAGRAM (for 1/2 TS27L2)



ELECTRICAL CHARACTERISTICS

 $V_{CC}^+ = + 10V$, $V_{CC}^- = 0V$, $T_{AMB} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	TS2	7L2C/A	C/BC	1	27L2I/A 7L2M/AI		Unit
			Тур.	Max.	Min.	Тур.	Max.	
V _{io}	Input Offset Voltage V _O = 1.4V, V _i = 0V TS27L2C/I/M TS27L2AC/AI/AM TS27L2BC/BI/BM		1.1 0.9 0.25	10 5 2		1.1 0.9 0.25	10 5 2	mV
	T _{MIN} ≤ T _{AMB} ≤ T _{MAX} TS27L2C/I/M TS27L2AC/AI/AM TS27L2BC/BI/BM			12 6.5 3			12 6.5 3.5	
DVio	Input Offset Voltage Drift		0.7			0.7		μV/°C
l _{io}	$\begin{aligned} & \text{Input Offset Current} \\ & V_{\text{i}} = 5 V, \ V_{\text{0}} = 5 V \\ & T_{\text{MIN}} \leq T_{\text{AMB}} \leq T_{\text{MAX}} \end{aligned}$		1	100		1	200	p &
l _{ib}	Input Bias Current $V_i = 5V, \ V_0 = 5V \\ T_{MIN} \le T_{AMB} \le T_{MAX}$		- 1	150		1	300	pA
V _{OH}	High Level Output Voltage $V_i = 10$ mV, $R_L = 1$ MΩ $T_{MIN} \le T_{AMB} \le T_{MAX}$	8.8 8.7	9		8.8 8.6	9		V
V _{OL}	Low Level Output Voltage Vi = - 10mV			50			50	mV
A_{vd}	$ \begin{aligned} & \text{Large Signal Voltage Gain} \\ & V_0 = 1 \text{V to 6V}, \ R_L = 1 M \Omega, \ V_i = 5 \text{V} \\ & T_{\text{MIN}} \leq T_{\text{AMB}} \leq T_{\text{MAX}} \end{aligned} $	60 45	100		60 40	100		V/mV
GBP	Gain Bandwidth Product $ A_V = 40 dB, R_L = 1 M \Omega, C_L = 100 pF \\ f_{in} = 10 kHz $		0.1			0.1		MHz
CMR	Common Mode Rejection Ratio $V_0 = 1.4V$, $V_i = 1V$ to 7.4V	65	80		65	80	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	dB
SVR	Supply Voltage Rejection Ratio $V_{CC}^+ = 5V$ to $10V$, $V_0 = 1.4V$	60	80		60	80		dB
Icc	Supply Current (per amplifier) $A_V = 1, \text{ no load, } V_0 = 5V$ $T_{MIN} \le T_{AMB} \le T_{MAX}$		10	15 17		10	15 18	μΑ
lo	Output Short Circuit Current $V_i = 10mV$, $V_0 = 0V$	45	60	85	45	60	85	mA
I _{sink}	Output Sink Current Vi = - 10mV, Vo = Vcc	35	45	65	35	45	65	mA
S _{vo}	Slew-Rate at Unity Gain $R_L = 1M\Omega$, $C_L = 100pF$		0.04			0.04		V/µs
Øm	Phase Margin at Unity Gain $A_v = 40$ dB, $R_L = 1M\Omega$, $C_L = 100pF$		45			45		degrees
Kov	Overshoot Factor		30			30		%
Vn	Equivalent Input Noise Voltage $f = 1 \text{kHz}, R_S = 10\Omega$		68			68		nV/√Hz
V _{O1} /V _{O2}	Cross Talk Attenuation		120			120		dB

TYPICAL CHARACTERISTICS

Figure 1: Supply Current (each amplifier) versus Supply Voltage.




Figure 3a: High Level Output Voltage versus High Level Output Current.




Figure 4a: Low Level Output Voltage versus Low Level Output Current.




Figure 2: Input Bias Current versus Free Air Temperature.




Figure 3b : High Level Output Voltage versus High Level Output Current.





Figure 4b: Low Level Output Voltage versus Low Level Output Current.



TYPICAL CHARACTERISTICS (continued)

Figure 5: Open Loop Frequency Response and Phase Shift.




Figure 6 : Gain Bandwidth Product versus Supply Voltage.




Figure 8 : Phase Margin versus Capacitive Load.




Figure 7 : Phase Margin versus Supply Voltage.






Figure 9: Slew Rates versus Supply Voltage.



TS27M2C,I,M

LOW POWER DUAL-CMOS OP-AMPs

- EXCELLENT PHASE MARGIN ON CAPACITIVE LOADS
- SYMETRICAL OUTPUT CURRENTS
- LOW OUTPUT DYNAMIC IMPEDANCE
- THE TRANSFER FUNCTION IS LINEAR
- PIN TO PIN COMPATIBLE WITH STANDARD QUAD OP-AMPs (TL082 -LM358)
- STABLE AND LOW OFFSET VOLTAGE
- INTERNAL ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS
- THREE INPUT OFFSET VOLTAGE SELECTIONS: STANDARD (10mV), A (5mV), B (2mV)



ORDER CODES

Part Number	Temperature	Package			
Fait Number	Range	N	J	D	
TS27M2C/AC/BC	0°C to + 70°C	•	•	•	
TS27M2I/AI/BI	- 40°C to + 105°C	•		•	
TS27M2M/AM/BM	- 55°C to + 125°C	•	•	•	
Example : TS27M2	PACN				

DESCRIPTION


The TS272 series are low cost, low power dual operational amplifiers designed to operate with single or dual supplies. These operational amplifiers use the SGS-THOMSON silicon gate LIN MOS process giving them an excellent consumption-speed ratio. These series are ideally suited for low consumption applications.

Three power consumptions are available allowing to have always the best consumption-speed ratio:


- Icc= 10μA/amp. : TS27L2 (very low power)
- I_{CC}= 150μA/amp. : TS27M2 (low power)
- Icc= 1mA/amp. : TS272 (high speed)

The input impedance is similar to the J-FET input impedance : very high input impedance and extremely low input offset and bias currents. They allow to minimize the static errors in low impedance applications.

PIN CONNECTIONS (Top view)



BLOCK DIAGRAM



MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC} ⁺	Supply Voltage (Note 1)		18	V
V _{id}	Differential Input Voltage (Note 2)		± 18	V
Vi	Input Voltage (Note 3)		- 0.3 to 18	V
lo	Output Current for V _{CC} ⁺ ≥ 15V		± 30	mA
T _{oper}	Operating Free-Air Temperature Range	TS27M2C/AC/BC TS27M2I/AI/BI TS27M2M/AM/BM	0 to + 70 - 40 to + 105 - 55 to + 125	°C
T _{stg}	Storage Temperature Range		- 65 to + 150	°C

Notes:

All voltage values, except differential voltage, are with respect to network ground terminal.

2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.

3. The magnitude of the input and the output voltages must never exceed the magnitude of the postive supply voltage.


OPERATING CONDITIONS

1.

Symbol	Parameter	Value	Unit
V _{CC} ⁺	Supply Voltage	3* to 16	V
V _{ic}	Common Mode Input Voltage Range	0 to V _{CC} ⁺ - 1.5	V

^{*} Selected devices only.

SCHEMATIC DIAGRAM (for 1/2 TS27M2)



ELECTRICAL CHARACTERISTICS

 $V_{CC}^+ = + 10V$, $V_{CC}^- = 0V$, $T_{AMB} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter		7M2C/A	C/BC		27M2I/A 'M2M/AI		Unit
		Min.	Тур.	Max.	Min.	Тур.	Max.	
Vio	$eq:local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_local_$		1.1 0.9 0.25	10 5 2 12 6.5		1.1 0.9 0.25	10 5 2 12 6.5	mV
	TS27M2BC/BI/BM			3			3.5	0 -
DV _{io}	Input Offset Voltage Drift		2			2		μV/°C
l _{io}	Input Offset Current $V_{i} = 5V, V_{0} = 5V$ $T_{MIN} \le T_{AMB} \le T_{MAX}$		1	100		1	200	pА
l _{ib}	Input Bias Current $ V_i = 5V, \ V_o = 5V \\ T_{MIN} \le T_{AMB} \le T_{MAX} $		1	150		1	300	pA
V _{OH}	$\begin{aligned} & \text{High Level Output Voltage} \\ & \text{V}_{\text{I}} = 10\text{mV}, \text{ R}_{\text{L}} = 100\text{k}\Omega \\ & \text{T}_{\text{MIN}} \leq \text{T}_{\text{AMB}} \leq \text{T}_{\text{MAX}} \end{aligned}$	8.7 8.6	8.9		8.7 8.5	8.9		V
V _{OL}	Low Level Output Voltage Vi = - 10mV			50			50	mV
A _{vd}	Large Signal Voltage Gain $\begin{split} V_0 &= 1V \text{ to 6V, } R_L = 100 k \Omega, \ V_i = 5V \\ T_{MIN} \leq T_{AMB} \leq T_{MAX} \end{split}$	30 20	50		30 10	50		V/mV
GBP	Gain Bandwidth Product $ \begin{aligned} A_V &= 40 dB, \ R_L = 100 k\Omega, \ C_L = 100 pF \\ f_{in} &= 100 \ kHz \end{aligned} $		1			1		MHz
CMR	Common Mode Rejection Ratio Vo = 1.4V, Vi = 1V to 7.4V	65	80		65	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CC}^+ = 5V$ to $10V$, $V_0 = 1.4V$	60	80		60	80		dB
lcc	Supply Current (per amplifier) $A_V = 1, \text{ no load, } V_0 = 5V$ $T_{MIN} \le T_{AMB} \le T_{MAX}$		150	200 250		150	200 300	μΑ
lo	Output Short Circuit Current $V_i = 10mV$, $V_o = 0V$	45	60	85	45	60	85	mA
I _{sink}	Output Sink Current $Vi = -10mV$, $V_0 = V_{CC}$	35	45	65	35	45	65	mA
S _{vo}	Slew-Rate at Unity Gain $R_L = 100 k\Omega$, $C_L = 100 pF$		0.6			0.6		V/µs
Øm	Phase Margin at Unity Gain $A_v = 40 \text{ dB}, R_L = 100 \text{k}\Omega, C_L = 100 \text{pF}$		45			45		degrees
Kov	Overshoot Factor		30			30		%
Vn	Equivalent Input Noise Voltage $f = 1 \text{kHz}, R_S = 10\Omega$		38			38		nV∕√Hz
V_{O1}/V_{O2}	Cross Talk Attenuation		120			120		dB

TYPICAL CHARACTERISTICS

Figure 1 : Supply Current (each amplifier) versus Supply Voltage.




Figure 3a: High Level Output Voltage versus High Level Output Current.




Figure 4a: Low Level Output Voltage versus Low Level Output Current.




Figure 2: Input Bias Current versus Free Air Temperature.




Figure 3b : High Level Output Voltage versus High Level Output Current.





Figure 4b: Low Level Output Voltage versus Low Level Output Current.



TYPICAL CHARACTERISTICS (continued)

Figure 5: Open Loop Frequency Response and Phase Shift.




Figure 6 : Gain Bandwidth Product versus Supply Voltage.




Figure 8 : Phase Margin versus Capacitive Load.




Figure 7: Phase Margin versus Supply Voltage.





Figure 9: Slew Rates versus Supply Voltage.




TS272C,I,M



HIGH SPEED DUAL CMOS OP-AMPs

- EXCELLENT PHASE MARGIN ON CAPACI-TIVE LOADS
- SYMETRICAL OUTPUT CURRENTS
- HIGH GAIN BANDWIDTH PRODUCT
- LOW OUTPUT DYNAMIC IMPEDANCE
- THE TRANSFER FUNCTION IS LINEAR
- PIN TO PIN COMPATIBLE WITH STANDARD QUAD OP-AMPs (TL082 -LM358)
- STABLE AND LOW OFFSET VOLTAGE
- INTERNAL ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS
- THREE INPUT OFFSET VOLTAGE SELECTIONS: STANDARD (10mV), A (5mV), B (2mV)



ORDER CODES

Part Number	Temperature Range	Package		
rait Nullibei	reinperature nange	N J		D
TS272C/AC/BC	0°C to + 70°C	•	•	•
TS272I/AI/BI	- 40°C to + 105°C	•	•	•
TS272M/AM/BM	- 55°C to + 125°C	•	•	•

DESCRIPTION


The TS272 series are low cost, low power dual operational amplifiers designed to operate with single or dual supplies. These operational amplifiers use the SGS-THOMSON silicon gate LIN MOS process giving them an excellent consumption-speed ratio. These series are ideally suited for low consumption applications.

Three power consumptions are available allowing to have always the best consumption-speed ratio:


- I_{CC}= 10μA/amp. : TS27L2 (very low power)
- I_{CC}= 150µA/amp. : TS27M2 (low power)
- I_{CC}= 1mA/amp. : TS272 (high speed)

The input impedance is similar to the J-FET input impedance: very high input impedance and extremely low input offset and bias currents. They allow to minimize the static errors in low impedance applications.

PIN CONNECTIONS (Top view)



BLOCK DIAGRAM



MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC} ⁺	Supply Voltage (Note 1)		18	V
V _{id}	Differential Input Voltage (Note 2)		± 18	V
Vi	Input Voltage (Note 3)		- 0.3 to 18	V
lo	Output Current for V _{CC} ⁺ ≥ 15V		± 30	mA
T _{oper}	Operating Free-Air Temperature Range	TS272C/AC/BC TS272I/AI/BI TS272M/AM/BM	0 to + 70 - 40 to + 105 - 55 to + 125	°C
T _{stg}	Storage Temperature Range		- 65 to + 150	°C

Notes: 1. All voltage values, except differential voltage, are with respect to network ground terminal.

2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.


3. The magnitude of the input and the output voltages must never exceed the magnitude of the postive supply voltage.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC} ⁺	Supply Voltage	3 * to 16	V
V _{ic}	Common Mode Input Voltage Range	0 to V _{CC} ⁺ - 1.5	V

^{*} Selected devices only.

SCHEMATIC DIAGRAM (for 1/2 TS272)



ELECTRICAL CHARACTERISTICS

 $V_{CC}^+ = + 10V$, $V_{CC}^- = 0V$, $T_{AMB} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	TS	272C/AC	:/BC	l .	S272I/AI. 272M/AN		Unit
	·	Min.	Тур.	Max.	Min.	Тур.	Max.	
Vio	$\label{eq:local_local_local_local_local} Input Offset Voltage \\ V_O = 1.4V, V_I = 0V \\ TS272C/I/M \\ TS272BC/BI/BM \\ T_{MIN} \leq T_{AMB} \leq T_{MAX} \\ TS272C/I/M \\ TS272AC/AI/AM		1.1 0.9 0.25	10 5 2 12 6.5		1.1 0.9 0.25	10 5 2 12 6.5	mV _.
	TS272BC/BI/BM			3			3.5	
DV _{io}	Input Offset Voltage Drift		2			2		μV/°C
lio	Input Offset Current $V_i = 5V, \ V_0 = 5V$ $T_{MIN} \le T_{AMB} \le T_{MAX}$		1	100		1	200	pA
lib	Input Bias Current $V_i = 5V, \ V_0 = 5V$ $T_{MIN} \le T_{AMB} \le T_{MAX}$		1	150		1	300	pA
V _{OH}	High Level Output Voltage $V_i = 10$ mV, $R_L = 10$ kΩ $T_{MIN} \le T_{AMB} \le T_{MAX}$	8.2 8.1	8.4		8.2 8	8.4		V
V _{OL}	Low Level Output Voltage Vi = - 10mV			50			50	mV
A _{vd}	$ \begin{aligned} &\text{Large Signal Voltage Gain} \\ &V_o = 1 \text{V to 6V}, \ R_L = 10 \text{k}\Omega, \ V_i = 5 \text{V} \\ &T_{MIN} \leq T_{AMB} \leq T_{MAX} \end{aligned} $	10 7	15		10 6	15		V/mV
GBP	Gain Bandwidth Product $A_V = 40 dB, R_L = 10 k\Omega, C_L = 100 pF$ $f_{in} = 200 \; kHz$		3.5			3.5		MHz
CMR	Common Mode Rejection Ratio $V_0 = 1.4V$, $V_i = 1V$ to $7.4V$	65	80		65	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CC}^+ = 5V \text{ to } 10V, V_0 = 1.4V$	60	70		60	70		dB
Icc	Supply Current (per amplifier) $A_v = 1, \text{ no load, } V_o = 5V$ $T_{MIN} \leq T_{AMB} \leq T_{MAX}$		1000	1500 1600		1000	1500 1700	μА
lo	Output Short Circuit Current $V_i = 10mV$, $V_o = 0V$	45	60	85	45	60	85	mA
I _{sink}	Output Sink Current Vi = - 10mV, V _o = V _{CC}	35	45	65	35	45	65	mA
S _{vo}	Slew-Rate at Unity Gain $R_L = 10k\Omega$, $C_L = 100pF$		5.5			5.5		V/µs
Øm	Phase Margin at Unity Gain $A_v = 40$ dB, $R_L = 10$ k Ω , $C_L = 100$ pF		40			40		degrees
Kov	Overshoot Factor		30			30		%
Vn	Equivalent Input Noise Voltage $f = 1 \text{kHz}, R_S = 10\Omega$		30			30		nV/√Hz
V _{O1} /V _{O2}	Cross Talk Attenuation		120			120		dB

TYPICAL CHARACTERISTICS

Figure 1: Supply Current (each amplifier) versus Supply Voltage.




Figure 3a: High Level Output Voltage versus High Level Output Current.




Figure 4a: Low Level Output Voltage versus Low Level Output Current.




Figure 2: Input Bias Current versus Free Air Temperature.




Figure 3b: High Level Output Voltage versus High Level Output Current.





Figure 4b: Low Level Output Voltage versus Low Level Output Current.



TYPICAL CHARACTERISTICS (continued)

Figure 5: Open Loop Frequency Response and Phase Shift.






Figure 6: Gain Bandwidth Product versus Supply Voltage.





Phase Margin versus Capacitive

Figure 7: Phase Margin versus Supply Voltage.




Figure 9: Slew Rates versus Supply Voltage.





Figure 8:

TS27L4C,I,M



VERY LOW POWER QUAD CMOS OP-AMPs

- EXCELLENT PHASE MARGIN ON CAPACI-TIVE LOADS
- SYMETRICAL OUTPUT CURRENTS
- LOW OUTPUT DYNAMIC IMPEDANCE
- THE TRANSFER FUNCTION IS LINEAR
- PIN TO PIN COMPATIBLE WITH STANDARD QUAD OP-AMPs (TL084 -LM324)
- STABLE AND LOW OFFSET VOLTAGE
- INTERNAL ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS
- THREE INPUT OFFSET VOLTAGE SELECTIONS: STANDARD (10mV), A (5mV), B (2mV)



ORDER CODES

Temperature	Package		
Range	N	J	D
0°C to + 70°C	•	•	•
- 40°C to + 105°C	•	•	•
- 55°C to + 125°C	•	•	•
	Pange 0°C to + 70°C - 40°C to + 105°C	Range N 0°C to + 70°C ● - 40°C to + 105°C ●	Range N J 0°C to + 70°C - 40°C to + 105°C • • •

DESCRIPTION

The TS274 series are low cost, low power quad operational amplifiers designed to operate with single or dual supplies. These operational amplifiers use the SGS-THOMSON silicon gate LIN MOS process giving them an excellent consumption-speed ratio. These series are ideally suited for low consumption applications.

Three power consumptions are available allowing to have always the best consumption-speed ratio:


• I_{CC}= 10μA/amp. : TS27L4 (very low power)

• I_{CC}= 150μA/amp. : TS27M4 (low power)


• Icc= 1mA/amp.: TS274 (high speed)

The input impedance is similar to the J-FET input impedance: very high input impedance and extremely low input offset and bias currents. They allow to minimize the static errors in low impedance applications.

PIN CONNECTIONS (Top view)



BLOCK DIAGRAM



MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC} ⁺	Supply Voltage (Note 1)		18	V
V _{id}	Differential Input Voltage (Note 2)		± 18	V
Vi	Input Voltage (Note 3)		- 0.3 to 18	V
lo	Output Current for V _{CC} ⁺ ≥ 15V		± 30	mA
T _{oper}	Operating Free-Air Temperature Range	TS27L4C/AC/BC TS27L4I/AI/BI TS27L4M/AM/BM	0 to + 70 - 40 to + 105 - 55 to + 125	°C
T _{sta}	Storage Temperature Range		- 65 to + 150	°C

Notes:

- 1. All voltage values, except differential voltage, are with respect to network ground terminal.
- 2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
- 3. The magnitude of the input and the output voltages must never exceed the magnitude of the postive supply voltage.

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC} ⁺	Supply Voltage	3* to 16	V
V _{ic}	Common Mode Input Voltage Range	0 to V _{CC} ⁺ - 1.5	٧

^{*} Selected devices only.

TS27L4C,I,M

S90TS27L4-03

ELECTRICAL CHARACTERISTICS

 $V_{CC}^+ = +10V$, $V_{CC}^- = 0V$, $T_{AMB} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter		TS27L4C/AC/BC			TS27L4I/AI/BI TS27L4M/AM/BM		
		Min.	Тур.	Max.	Min.	Тур.	Max.	
V _{io}	Input Offset Voltage $V_O = 1.4V, V_i = 0V \\ TS27L4C/I/M \\ TS27L4AC/AI/AM \\ TS27L4BC/BI/BM \\ T_{MIN} \leq T_{AMB} \leq T_{MAX} \\ TS27L4AC/AI/AM \\ TS27L4BC/BI/BM \\ TS27L4BC/BI/BM$		1.1 0.9 0.25	10 5 2 12 6.5 3		1.1 0.9 0.25	10 5 2 12 6.5 3.5	mV
DV _{io}	Input Offset Voltage Drift		0.7			0.7	3.3	μV/°C
I _{io}	Input Offset Current $V_i = 5V, V_0 = 5V$ $T_{MIN} \le T_{AMB} \le T_{MAX}$		1	100		1	200	рА
l _{ib}	Input Bias Current $ V_i = 5V, \ V_o = 5V \\ T_{MIN} \le T_{AMB} \le T_{MAX} $		1	150		1	300	pA
V _{OH}	$\begin{aligned} & \text{High Level Output Voltage} \\ & \text{V_{i} = 10mV, R_{L} = 1M$\Omega} \\ & \text{$T_{\text{MIN}}$} \le & \text{$T_{\text{MAX}}$} \end{aligned}$	8.8 8.7	9		8.8 8.6	9		V
V _{OL}	Low Level Output Voltage Vi = - 10mV			50			50	mV
A_{vd}	$ \begin{aligned} & \text{Large Signal Voltage Gain} \\ & \text{V}_{\text{O}} = 1 \text{V to 6V}, \text{R}_{\text{L}} = 1 \text{M}\Omega, \text{V}_{\text{i}} = 5 \text{V} \\ & \text{T}_{\text{MIN}} \leq \text{T}_{\text{AMB}} \leq \text{T}_{\text{MAX}} \end{aligned} $	60 45	100		60 40	100		V/mV
GBP	Gain Bandwidth Product $ \begin{aligned} A_V &= 40 \text{dB}, R_L = 1 \text{M}\Omega, C_L = 100 \text{pF} \\ f_{in} &= 10 \text{kHz} \end{aligned} $		0.1			0.1		MHz
CMR	Common Mode Rejection Ratio $V_0 = 1.4V$, $V_i = 1V$ to 7.4V	65	80		65	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CC}^+ = 5V$ to 10V $V_0 = 1.4V$	60	80		60	80		dB
lcc	Supply Current (per amplifier) $A_V = 1$, no load, $V_0 = 5V$ $T_{MIN} \le T_{AMB} \le T_{MAX}$		10	15 17		10	15 18	μА
l _o	Output Short Circuit Current $V_i = 10 \text{mV}, V_o = 0 \text{V}$	45	60	85	45	60	85	mA
I _{sink}	Output Sink Current Vi = - 10mV, $V_0 = V_{CC}$	35	45	65	35	45	65	mA
S _{vo}	Slew-Rate at Unity Gain $R_L = 1M\Omega$, $C_L = 100pF$		0.04			0.04		V/µs
Øm	Phase Margin at Unity Gain $A_v = 40$ dB, $R_L = 1M\Omega$, $C_L = 100$ pF		45			45		degrees
Kov	Overshoot Factor		30			30		%
Vn	Equivalent Input Noise Voltage f = 1kHz, R_S = 10 Ω		68			68		nV/√Hz
V _{O1} /V _{O2}	Cross Talk Attenuation		120			120		dB

TYPICAL CHARACTERISTICS

Figure 1 : Supply Current (each amplifier) versus Supply Voltage.




Figure 3a : High Level Output Voltage versus High Level Output Current.




Figure 4a: Low Level Output Voltage versus
Low Level Output Current.




Figure 2: Input Bias Current versus Free Air Temperature.




Figure 3b: High Level Output Voltage versus High Level Output Current.





Figure 4b: Low Level Output Voltage versus Low Level Output Current.



TYPICAL CHARACTERISTICS (continued)

Figure 5: Open Loop Frequency Response and Phase Shift.




Figure 6 : Gain Bandwidth Product versus Supply Voltage.




Figure 8 : Phase Margin versus Capacitive




Figure 7: Phase Margin versus Supply Voltage.





Figure 9: Slew Rates versus Supply Voltage.






TS27M4C,I,M

LOW POWER QUAD CMOS OP-AMPs

- EXCELLENT PHASE MARGIN ON CAPACITIVE LOADS
- SYMETRICAL OUTPUT CURRENTS
- LOW OUTPUT DYNAMIC IMPEDANCE
- THE TRANSFER FUNCTION IS LINEAR
- PIN TO PIN COMPATIBLE WITH STANDARD QUAD OP-AMPs (TL084 -LM324)
- STABLE AND LOW OFFSET VOLTAGE
- INTERNAL ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS
- THREE INPUT OFFSET VOLTAGE SELECTIONS: STANDARD (10mV), A (5mV), B (2mV)



ORDER CODES

Part Number	Temperature	Package			
r art ramber	Range	N	J	D	
TS27M4C/AC/BC	0°C to + 70°C	•	•	•	
TS27M4I/AI/BI	- 40°C to + 105°C	•	•	•	
TS27M4M/AM/BM	- 55°C to + 125°C	•	•	•	
Example: TS27M4ACN					

Example: 152/M4ACI

DESCRIPTION


The TS274 series are low cost, low power quad operational amplifiers designed to operate with single or dual supplies. These operational amplifiers use the SGS-THOMSON silicon gate LIN MOS process giving them an excellent consumption-speed ratio. These series are ideally suited for low consumption applications.

Three power consumptions are available allowing to have always the best consumption-speed ratio:


- I_{CC}= 10μA/amp. : TS27L4 (very low power)
- I_{CC}= 150μA/amp. : TS27M4 (low power)
- Icc= 1mA/amp. : TS274 (high speed)

The input impedance is similar to the J-FET input impedance : very high input impedance and extremely low input offset and bias currents. They allow to minimize the static errors in low impedance applications.

PIN CONNECTIONS (Top view)



BLOCK DIAGRAM



MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC} ⁺	Supply Voltage (Note 1)		18	V
V _{id}	Differential Input Voltage (Note 2)		± 18	V
Vi	Input Voltage (Note 3)		- 0.3 to 18	٧
lo	Output Current for V _{CC} ⁺ ≥ 15V		± 30	mA
T _{oper}	Operating Free-Air Temperature Range	TS27M4C/AC/BC TS27M4I/AI/BI TS27M4M/AM/BM	0 to + 70 - 40 to + 105 - 55 to + 125	°C
T _{stg}	Storage Temperature Range		- 65 to + 150	°C

Notes:

- All voltage values, except differential voltage, are with respect to network ground terminal.
- 2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.
- 3. The magnitude of the input and the output voltages must never exceed the magnitude of the postive supply voltage.


OPERATING CONDITIONS

1.

Symbol	Parameter	Value	Unit
V _{CC} ⁺	Supply Voltage	3* to 16	V
V _{ic}	Common Mode Input Voltage Range	0 to V _{CC} ⁺ - 1.5	V

^{*} Selected devices only.

SCHEMATIC DIAGRAM (for 1/4 TS27M4)



ELECTRICAL CHARACTERISTICS

 $V_{CC}^+ = + 10V$, $V_{CC}^- = 0V$, $T_{AMB} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	TS2	TS27M4C/AC/BC			TS27M4I/AI/BI TS27M4M/AM/BM		
		Min.	Тур.	Max.	Min.	Тур.	Max.	
V _{io}	Input Offset Voltage $V_O = 1.4V, V_i = 0V$ $TS27M4C/I/M$ $TS27M4AC/AI/AM$ $TS27M4BC/BI/BM$		1.1 0.9 0.25	10 5 2		1.1 0.9 0.25	10 5 2	mV
	T _{MIN} ≤ T _{AMB} ≤ T _{MAX} TS27M4C/I/M TS27M4AC/AI/AM TS27M4BC/BI/BM			12 6.5 3			12 6.5 3.5	
DVio	Input Offset Voltage Drift		2			2		μV/°C
l _{io}	Input Offset Current $V_i = 5V, \ V_o = 5V \\ T_{MIN} \le T_{AMB} \le T_{MAX}$		1	100		1	200	pA
lib	Input Bias Current $V_i = 5V, \ V_o = 5V \\ T_{MIN} \le T_{AMB} \le T_{MAX}$	-	1	150		1	300	pA
V _{OH}	$ \begin{aligned} & \text{High Level Output Voltage} \\ & V_i = 10\text{mV}, R_L = 100\text{k}\Omega \\ & T_{\text{MIN}} \leq T_{\text{AMB}} \leq T_{\text{MAX}} \end{aligned} $	8.7 8.6	8.9		8.7 8.5	8.9		V
V _{OL}	Low Level Output Voltage Vi = - 10mV			50			50	mV
A _{vd}	Large Signal Voltage Gain $V_{\text{O}} = 1 \text{V to 6V, } R_{\text{L}} = 100 \text{k}\Omega, \ V_{\text{i}} = 5 \text{V} \\ T_{\text{MIN}} \leq T_{\text{AMB}} \leq T_{\text{MAX}}$	30 20	50		30 10	50		V/mV
GBP	Gain Bandwidth Product $A_V=40 dB, R_L=100 k\Omega, C_L=100 pF$ $f_{in}=100 \; kHz$		1			1		MHz
CMR	Common Mode Rejection Ratio $V_o = 1.4V$, $V_i = 1V$ to $7.4V$	65	80	-	65	80		dB
SVR	Supply Voltage Rejection Ratio $V_{CC}^+ = 5V \text{ to } 10V, V_0 = 1.4V$	60	80		60	80		dB
lcc	Supply Current (per amplifier) $A_V = 1, \text{ no load, } V_0 = 5V$ $T_{MIN} \le T_{AMB} \le T_{MAX}$		150	200 250		150	200 300	μА
lo	Output Short Circuit Current $V_i = 10 \text{mV}, V_o = 0 \text{V}$	45	60	85	45	60	85	mA
sink	Output Sink Current $Vi = -10mV$, $V_0 = V_{CC}$	35	45	65	35	45	65	mA
S _{vo}	Slew-Rate at Unity Gain $R_L = 100 k\Omega$, $C_L = 100 pF$		0.6			0.6		V/µs
Øm	Phase Margin at Unity Gain $A_V = 40 \text{ dB}, R_L = 100 \text{k}\Omega, C_L = 100 \text{pF}$		45			45		degrees
Kov	Overshoot Factor		30			30		%
Vn	Equivalent Input Noise Voltage $f = 1kHz$, $R_S = 10\Omega$		38			38		nV∕√Hz
$V_{\rm O1}/V_{\rm O2}$	Cross Talk Attenuation		120			120		dB

TYPICAL CHARACTERISTICS

Figure 1 : Supply Current (each amplifier) versus Supply Voltage.




Figure 3a: High Level Output Voltage versus High Level Output Current.




Figure 4a: Low Level Output Voltage versus Low Level Output Current.




Figure 2: Input Bias Current versus Free Air Temperature.




Figure 3b: High Level Output Voltage versus High Level Output Current.





Figure 4b: Low Level Output Voltage versus Low Level Output Current.



TYPICAL CHARACTERISTICS (continued)

Figure 5: Open Loop Frequency Response and Phase Shift.




Figure 6 : Gain Bandwidth Product versus Supply Voltage.




Figure 8 : Phase Margin versus Capacitive Load.




Figure 7: Phase Margin versus Supply Voltage.





Figure 9: Slew Rates versus Supply Voltage.




TS274C,I,M



HIGH SPEED QUAD CMOS OP-AMPs

- EXCELLENT PHASE MARGIN ON CAPACI-TIVE LOADS
- SYMETRICAL OUTPUT CURRENTS
- HIGH GAIN BANDWIDTH PRODUCT
- LOW OUTPUT DYNAMIC IMPEDANCE
- THE TRANSFER FUNCTION IS LINEAR
- PIN TO PIN COMPATIBLE WITH STANDARD QUAD OP-AMPs (TL084 -LM324)
- STABLE AND LOW OFFSET VOLTAGE
- INTERNAL ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUITS
- THREE INPUT OFFSET VOLTAGE SELECTIONS: STANDARD (10mV), A (5mV), B (2mV)



ORDER CODES

Part Number	Temperature Range	Package			
i art ivamber	remperature riange	N J		D	
TS274C/AC/BC	0°C to + 70°C	•	•	•	
TS274I/AI/BI	- 40°C to + 105°C	•	•	•	
TS274M/AM/BM	- 55°C to + 125°C	•	•	•	

Example: TS274ACN

DESCRIPTION


The TS274 series are low cost, low power quad operational amplifiers designed to operate with single or dual supplies. These operational amplifiers use the SGS-THOMSON silicon gate LIN MOS process giving them an excellent consumption-speed ratio. These series are ideally suited for low consumption applications.

Three power consumptions are available allowing to have always the best consumption-speed ratio:


- I_{CC}= 10μA/amp.: TS27L4 (very low power)
- I_{CC}= 150μA/amp. : TS27M4 (low power)
- I_{CC}= 1mA/amp. : TS274 (high speed)

The input impedance is similar to the J-FET input impedance: very high input impedance and extremely low input offset and bias currents. They allow to minimize the static errors in low impedance applications.

PIN CONNECTIONS (Top view)



BLOCK DIAGRAM



MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC} ⁺	Supply Voltage (Note 1)		18	V
V _{id}	Differential Input Voltage (Note 2)		± 18	V
Vi	Input Voltage (Note 3)		- 0.3 to 18	V
lo	Output Current for V _{CC} ⁺ ≥ 15V		± 30	mA
T _{oper}	Operating Free-Air Temperature Range	TS274C/AC/BC TS274I/AI/BI TS274M/AM/BM	0 to + 70 - 40 to + 105 - 55 to + 125	°C
T _{stg}	Storage Temperature Range		- 65 to + 150	°C

Notes :

All voltage values, except differential voltage, are with respect to network ground terminal.

2. Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.

The magnitude of the input and the output voltages must never exceed the magnitude of the postive supply voltage.

OPTIMAL OPERATING CONDITIONS


Symbol	Parameter	Value	Unit
V _{CC} ⁺	Supply Voltage	3* to 16	V
Vic	Common Mode Input Voltage Range	0 to V _{CC} ⁺ - 1.5	V

^{*} Selected devices only.

1.

3.

TS274C,I,M



ELECTRICAL CHARACTERISTICS

 $V_{CC}^+ = +10V$, $V_{CC}^- = 0V$, $T_{AMB} = 25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter		TS274C/AC/BC			TS274I/AI/BI TS274M/AM/BM		
		Min.	Тур.	Max.	Min.	Тур.	Max.	
Vio	Input Offset Voltage $V_O = 1.4 \text{V, } V_i = 0 \text{V} \qquad \text{TS274C/I/M} \\ \text{TS274AC/AI/AM} \\ \text{TS274BC/BI/BM} \\ \text{T}_{\text{MIN}} \leq \text{T}_{\text{AMB}} \leq \text{T}_{\text{MAX}} \qquad \text{TS274C/I/M} $		1.1 0.9 0.25	10 5 2		1.1 0.9 0.25	10 5 2	mV
	TS274AC/AI/AM TS274BC/BI/BM			6.5 3			6.5 3.5	
DV_io	Input Offset Voltage Drift		2			2		μV/°C
l _{io}	$ \begin{aligned} & \text{Input Offset Current} \\ & V_i = 5 V, \ V_o = 5 V \\ & T_{\text{MIN}} \leq T_{\text{AMB}} \leq T_{\text{MAX}} \end{aligned} $		1	100		1	200	pA
l _{ib}	Input Bias Current $V_{i} = 5V, \ V_{o} = 5V$ $T_{MIN} \le T_{AMB} \le T_{MAX}$		1	150		1	300	pA
V _{OH}	High Level Output Voltage $V_i = 10 mV$, $R_L = 10 kΩ$ $T_{MIN} \le T_{AMB} \le T_{MAX}$	8.2 8.1	8.4		8.2 8	8.4		V
V_{OL}	Low Level Output Voltage Vi = - 10mV			50			50	mV
A_{vd}	Large Signal Voltage Gain $V_o = 1V \text{ to } 6V, \ R_L = 10k\Omega, \ V_i = 5V \\ T_{MIN} \leq T_{AMB} \leq T_{MAX}$	10 7	15		10 6	15		V/mV
GBP	Gain Bandwidth Product $A_{v}=40\text{dB},R_{L}=10\text{k}\Omega,C_{L}=100\text{pF}$ $f_{in}=200\text{ kHz}$		3.5			3.5		MHz
CMR	Common Mode Rejection Ratio $V_0 = 1.4V$, $V_i = 1V$ to $7.4V$	65	80		65	80		dB .
SVR	Supply Voltage Rejection Ratio $V_{CC}^+ = 5V \text{ to } 10V, V_0 = 1.4V$	60	70		60	70		dB
Icc	$ \begin{aligned} & \text{Supply Current (per amplifier)} \\ & A_v = 1, \text{ no load, } V_o = 5V \\ & T_{\text{MIN}} \leq T_{\text{AMB}} \leq T_{\text{MAX}} \end{aligned} $		1000	1500 1600		1000	1500 1700	μΑ
lo	Output Short Circuit Current $V_i = 10mV$, $V_o = 0V$	45	60	85	45	60	85	mA
I _{sink}	Output Sink Current Vi = - 10mV, V _o = V _{CC}	35	45	65	35	45	65	mA
S _{vo}	Slew-Rate at Unity Gain $R_L = 10k\Omega$, $C_L = 100pF$		5.5			5.5		V/µs
Ø m	Phase Margin at Unity Gain $A_V = 40$ dB, $R_L = 10k\Omega$, $C_L = 100pF$		40			40		degrees
Kov	Overshoot Factor		30			30		%
Vn	Equivalent Input Noise Voltage f = 1kHz, R _S = 10Ω		30			30		nV/√Hz
V _{O1} /V _{O2}	Cross Talk Attenuation		120			120		dB

TYPICAL CHARACTERISTICS

Figure 1 : Supply Current (each amplifier) versus Supply Voltage.




Figure 3a : High Level Output Voltage versus High Level Output Current.




Figure 4a: Low Level Output Voltage versus Low Level Output Current.




Figure 2: Input Bias Current versus Free Air Temperature.




Figure 3b : High Level Output Voltage versus High Level Output Current.





Figure 4b: Low Level Output Voltage versus Low Level Output Current.



TYPICAL CHARACTERISTICS (continued)

Figure 5: Open Loop Frequency Response and Phase Shift.






Figure 7:

Figure 6: Gain Bandwidth Product versus Supply Voltage.



40

Voltage.



Phase Margin versus Supply

Figure 8: Phase Margin versus Capacitive Load.





Figure 9: Slew Rates versus Supply Voltage.



TS555C,I,M



LOW POWER SINGLE CMOS TIMERS

- VERY LOW POWER CONSUMPTION: 100µA typ at V_{CC} = 5V
- HIGH MAXIMUM ASTABLE FREQUENCY 2.7MHz
- PIN-TO-PIN AND FUNCTIONALLY COMPATI-BLE WITH BIPOLAR NE555
- VOLTAGE RANGE : +2V to +18V
- HIGH OUTPUT CURRENT CAPABILITY
- SUPPLY CURRENT SPIKES REDUCED DUR-ING OUTPUT TRANSITIONS
- HIGH INPUT IMPEDANCE : 10¹² Ω
- OUTPUT COMPATIBLE WITH TTL,CMOS AND LOGIC MOS

DESCRIPTION


The TS555 is a single CMOS timer which offers very low consumption (Icc(TYP) TS555 = $100\mu A$ Icc(TYP) NE555 = 3mA) and high frequency (f(MAX) TS555 = 2.7 MHz - f(MAX) NE555 = 0.1 MHz) Thus, either in Monostable or Astable mode, timing remains very accurate.

The TS555 provides reduced supply current spikes during output transitions, which enables the use of lower decoupling capacitors compared to those required by bipolar NE555.


Timing capacitors can also be minimized due to high input impedance ($10^{12} \Omega$).

ORDER CODES


Part Number	Temperature	Package			
Tart Namber	Range	N	D	J	
TS555C	0 to +70°C	•	•	•	
TS555I	-40 to +105°C	•	•	•	
TS555M	-55 to +125°C	•	•	•	
Examples : TS5550	D , TS555IN			<u></u>	



PIN CONNECTION (top view)



BLOCK DIAGRAM



FUNCTION TABLE

RESET	TRIGGER	THRESHOLD	OUTPUT
Low	X	X	Low
High	Low	х	High
High	High	High	Low
High	High	Low	Previous State

ABSOLUTE MAXIMUM RATINGS

Symb	ol Parameter	Value	Unit
Vcc	Supply Voltage	+18	V
TJ	Junction Temperature	+150	°C

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
T _{OPER}	Operating Temperature Range		°C
	TS555C	0 to +70	1-
	TS555I	-40 to +105	
	TS555M	-55 to +125	
T _{STG}	Storage Temperature Range	-65 to +150	°C

OPERATING CONDITIONS

Symbo	Parameter	Value	Unit
Vcc	Supply Voltage	+2 to +16	V

STATIC ELECTRICAL CHARACTERISTICS

 $V_{CC} = +2V$, $T_{AMB} = +25^{\circ}C$, Reset to V_{CC} (Unless otherwise specified)

Symbol	Parameter	TS555C - TS555I - TS555M		Unit	
o,zo.	Farameter	Min	Тур	Max	
Icc	Supply Current (no load, High and Low States) $T_{AMB} = + 25~^{\circ}C \\ T_{MIN} \leq T_{AMB} \leq T_{MAX}$	-	65 -	200 200	μА
V _{CL}	Control Voltage T _{AMB} = + 25 °C T _{MIN} ≤ T _{AMB} ≤ T _{MAX}	1.2 1.1	1.3	1.4 1.5	V
V_{DIS}	Discharge Saturation Voltage ($I_{DIS} = 1 mA$) $T_{AMB} = + 25$ °C $T_{MIN} \le T_{AMB} \le T_{MAX}$	-	0.05	0.2 0.25	V
V _{OL}	Low Level Output Voltage (I_{SINK} = 1mA) T_{AMB} = + 25 °C T_{MIN} \leq T_{AMB} \leq T_{MAX}	-	0.1	0.3 0.35	,V
V _{OH}	$\begin{aligned} & \text{High Level Output Voltage (I}_{\text{SOURCE}} = -0.3\text{mA}) \\ & T_{\text{AMB}} = +25^{\circ}\text{C} \\ & T_{\text{MIN}} \leq T_{\text{AMB}} \leq T_{\text{MAX}} \end{aligned}$	1.5 1.5	1.9 -	-	V
V _{TRIG}	Trigger Voltage T _{AMB} = + 25 °C T _{MIN} ≤ T _{AMB} ≤ T _{MAX}	0.4 0.3	0.67	0.95 1.05	V
I _{TRIG}	Trigger Current	-	10	-	рA
I _{TH}	Threshold Current	· _	10	-	рА
V _{RESET}	Reset Voltage $T_{AMB} = + 25 ^{\circ}C$ $T_{MIN} \le T_{AMB} \le T_{MAX}$	0.4 0.3	1.1	1.5 2.0	V
I _{RESET}	Reset Current	-	10	-	рA
I _{DIS}	Discharge Pin Leakage Current	-	1	100	nA

STATIC ELECTRICAL CHARACTERISTICS (continued)

 $V_{CC} = +5V$, $T_{AMB} = +25^{\circ}C$, Reset to V_{CC} (Unless otherwise specified)

Symbol	Parameter	TS555	C - TS5551 - T	ГS555M	Unit
Cymbol	, arameter	Min	Тур	Max	Onne
Icc	Supply Current (no load, High and Low States) $T_{AMB} = + 25~^{\circ}C$ $T_{MIN} \leq T_{AMB} \leq T_{MAX}$	-	110	250 250	μΑ
V _{CL}	Control Voltage T _{AMB} = + 25 °C T _{MIN} ≤ T _{AMB} ≤ T _{MAX}	2.9 2.8	3.3	3.8 3.9	V
V _{DIS}	Discharge Saturation Voltage (I _{DIS} = 10mA) T _{AMB} = + 25 °C T _{MIN} ≤ T _{AMB} ≤ T _{MAX}	-	0.2	0.3 0.35	V
V _{OL}		-	0.3	0.6 0.8	V
V _{OH}	High Level Output Voltage (Isource = -2mA) $T_{AMB} = + 25 ^{\circ}C$ $T_{MIN} \leq T_{AMB} \leq T_{MAX}$	4.4 4.4	4.6		V
V _{TRIG}	Trigger Voltage T _{AMB} = + 25 °C T _{MIN} ≤ T _{AMB} ≤ T _{MAX}	1.36 1.26	1.67	1.96 2.06	V
I _{TRIG}	Trigger Current	-	10	-	pA
I _{TH}	Threshold Current	-	10	-	рА
V _{RESET}	Reset Voltage T _{AMB} = + 25 °C T _{MIN} ≤ T _{AMB} ≤ T _{MAX}	0.4 0.3	1.1	1.5 2.0	V
I _{RESET}	Reset Current	-	10	-	pА
I _{DIS}	Discharge Pin Leakage Current	-	1	100	nA

STATIC ELECTRICAL CHARACTERISTICS (continued)

 $V_{CC} = +12 V$, $T_{AMB} = +25 ^{\circ} C$, Reset to V_{CC} (Unless otherwise specified)

Symbol	Parameter	TS555	C - TS555I - 1	ΓS555M	Unit
Symbol	raianietei	Min	Тур	Max	
Icc	Supply Current (no load, High and Low States) $T_{AMB} = + 25 ^{o}C$ $T_{MIN} \le T_{AMB} \le T_{MAX}$	-	170 -	400 400	μА
V _{CL}		7.4 7.3	8 -	8.6 8.7	V
V _{DIS}	Discharge Saturation Voltage (I_{DIS} = 80mA) T_{AMB} = + 25 $^{\circ}$ C $T_{MIN} \le T_{AMB} \le T_{MAX}$		0.9	1.6 2.0	V
V _{OL}	Low Level Output Voltage (I _{SINK} = 50mA) $T_{AMB} = + 25 ^{\circ}C$ $T_{MIN} \le T_{AMB} \le T_{MAX}$	-	1.2 ⊹ -	2 2.8	V
V _{OH}	$\begin{aligned} & \text{High Level Output Voltage (I}_{\text{SOURCE}} = \text{-10mA}) \\ & T_{\text{AMB}} = + 25~^{\circ}\text{C} \\ & T_{\text{MIN}} \leq T_{\text{AMB}} \leq T_{\text{MAX}} \end{aligned}$	10.5 10.5	11		V
V _{TRIG}	Trigger Voltage T _{AMB} = + 25 °C T _{MIN} ≤ T _{AMB} ≤ T _{MAX}	3.2 3.1	4 -	4.8 4.9	V
I _{TRIG}	Trigger Current		10		pA
I _{TH}	Threshold Current	-	10	-	pA
V _{RESET}	Reset Voltage T _{AMB} = + 25 °C T _{MIN} ≤ T _{AMB} ≤ T _{MAX}	0.4 0.3	1.1	1.5 2.0	V
I _{RESET}	Reset Current	-	10	-	рA
I _{DIS}	Discharge Pin Leakage Current	-	1	100	nA

DYNAMIC ELECTRICAL CHARACTERISTICS


 $T_{AMB} = +25^{\circ}C$, Reset to Vcc (Unless otherwise specified)

Symbol	Parameter	TS555C	- TS555I -	TS555M	Unit
Зуппоот	raianietei	Min	Тур	Max	Unit
	Timing Accuracy (Monostable) - R = 10 k Ω , C = 0.1 μ F - (Note 1) V_{CC} = +2V V_{CC} = +5V V_{CC} = +12V		1 2 4	- · -	%
	Timing Shift with supply voltage variations (Monostable) $R = 10 \text{ k}\Omega$, $C = 0.1 \mu\text{F}$, $V_{CC} = +5V \pm 1V$	-	0.38	-	%/V
	Timing Shift with temperature $T_{MIN} \le T_{AMB} \le T_{MAX} \ , \ V_{CC} = +5V$	-	75	-	ppm/ °C
f _{MAX}	Maximum astable frequency $R_A=~470\Omega$, $R_B=~200\Omega$, $C=~200~pF$, $V_{CC}=+5V$	-	2.7	-	MHz
	Astable frequency accuracy - (Note 2) $R_{A=} R_{B} = \ 1 k \Omega \ \ to \ 100 k \Omega \ , \ C = \ 0.1 \mu F$ $V_{CC} = +5 V$ $V_{CC} = +12 V$	-	3	-	%
	Timing Shift with supply voltage variations (Astable mode) $R_A=\ R_B=1k\Omega\ to\ 100k\Omega\ ,\ C=0.1\mu F\ ,\ V_{CC}=+5\ to\ +12V$	-	0.1	-	%/V
t _r	Output Rise Time (V _{CC} = +5V , C _{LOAD} = 10pF)	-	25	-	ns
t _f	Output Fall Time ($V_{CC} = +5V$, $C_{LOAD} = 10pF$)	-	20	-	ns
t _{PD}	Trigger Propagation Delay (V _{CC} = +5V)	-	100	-	ns
t _{RPW}	Minimum Reset Pulse Width (V _{TRIG} = +5V)	-	350	-	ns

Notes : 1. See Figure 1 2. See Figure 2

TYPICAL CHARACTERISTICS

Figure 1: Supply Current (each timer) versus Supply Voltage.




S90TS555-F1

APPLICATION INFORMATION

MONOSTABLE OPERATION

In the monostable mode, the timer functions as a one-shot. Referring to figure 2 the external capacitor is initially held discharged by a transistor inside the timer.

Figure 2.



The circuit triggers on a negative-going input signal when the level reaches 1/3 V_{CC}. Once triggered, the

circuit remains in this state until the set time has elapsed, even if it is triggered again during this interval. The duration of the output HIGH state is given by $t = 1.1 \ R \times C$.

Notice that since the charge rate and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply. Applying a negative pulse simultaneously to the Reset terminal (pin 4) and the Trigger terminal (pin 2) during the timing cycle discharges the external capacitor and causes the cycle to start over. The timing cycle now starts on the positive edge of the reset pulse. During the time the reset pulse is applied, the output is driven to its LOW state.


When a negative trigger pulse is applied to pin 2, the flip-flop is set, releasing the short circuit across the external capacitor and driving the output HIGH. The voltage across the capacitor increases exponentially with the time constant $\tau = R \times C$.

When the voltage across the capacitor equals 2/3 $V_{\rm CC}$, the comparator resets the flip-flop which then discharges the capacitor rapidly and drives the output to its LOW state.

Figure 3 shows the actual waveforms generated in this mode of operation.

When Reset is not used, it should be tied high to avoid any possible or false triggering.

Figure 3.



S90TS555-F3

ASTABLE OPERATION

When the circuit is connected as shown in figure 4 (pin 2 and 6 connected) it triggers itself and free runs as a multivibrator. The external capacitor charges through $R_{\rm B}$ and $R_{\rm B}$ and discharges through $R_{\rm B}$ only. Thus the duty cycle may be precisely set by the ratio of these two resistors. In the astable mode of operation, C charges and discharges between 1/3 $V_{\rm CC}$ and 2/3 $V_{\rm CC}$. As in the triggered mode, the charge and discharge times and therefore frequency, are independent of the supply voltage.

Figure 4.




Figure 5 shows actual waveforms generated in this mode of operation.

The charge time (output HIGH) is given by : $t1=0.693~(R_A+R_B)~C$ and the discharge time (output LOW) by : $t2=0.693~(R_B)~C$


t2 = 0.693 (HB) CThus the total period T is given by : T = t1 + t2 = 0.693 (RA + 2RB) C

The frequency of oscillation is then :

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B)C}$$

The duty cycle is given by : $D = \frac{R_B}{R_A + 2R_B}$

Figure 5.



S90TS555-F5





LOW POWER DUAL CMOS TIMERS

- VERY LOW POWER CONSUMPTION: 100µA typ / TIMER AT V_{CC} = 5V
- HIGH MAXIMUM ASTABLE FREQUENCY 2.7MHz
- PIN-TO-PIN AND FUNCTIONALLY COMPATI-BLE WITH BIPOLAR NE556
- VOLTAGE RANGE: +2V TO +18V
- HIGH OUTPUT CURRENT CAPABILITY
- SUPPLY CURRENT SPIKES REDUCED DUR-ING OUTPUT TRANSITIONS
- HIGH INPUT IMPEDANCE : 10¹²Ω
- OUTPUT COMPATIBLE WITH TTL,CMOS AND LOGIC MOS

DESCRIPTION


The TS556 is a dual CMOS timer which offers very low consumption ($Icc_{(TYP)}$ TS556 = $200\mu A$ $Icc_{(TYP)}$ NE556 = 6mA) and high frequency ($f_{(MAX)}$ TS556 = 2.7MHz - $f_{(MAX)}$ NE556 = 0.1MHz) Thus, either in Monostable or Astable mode, timing remains very accurate.

The TS556 provides reduced supply current spikes during output transitions, which enables the use of lower decoupling capacitors compared to those required by bipolar NE556.


Timing capacitors can also be minimized due to high input impedance ($10^{12}\Omega$).

ORDER CODES


Part Number	Temperature	Package			
, arritambor	Range	N	D	J	
TS556C	0 to +70°C	•	•	•	
TS556I	-40 to +105°C	•	•	•	
TS556M	-55 to +125°C	•	•	•	
Examples: TS5560	DD, TS556IN				



PIN CONNECTION (top view)



BLOCK DIAGRAM (1/2 TS556)



FUNCTION TABLE

RESET	TRIGGER	THRESHOLD	OUTPUT
Low	X	X	Low
High	Low	x	High
High	High	High	Low
High	High	Low	Previous State

 LOW
 ←
 Level Voltage
 ≤
 Min voltage specified

 HIGH
 ←
 Level Voltage
 ≥
 Max voltage specified

X ↔ Irrelevant

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	+18	V
TJ	Junction Temperature	+150	°C

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Unit
T _{OPER}	Operating Temperature Range		°C
	TS556C	0 to +70	
	TS556I	-40 to +105	
	TS556M	-55 to +125	
T _{STG}	Storage Temperature Range	-65 to +150	°C

OPERATING CONDITIONS

	Symbol	Parameter	Value	Unit
ALC: NO.	Vcc	Supply Voltage	+2 to +16	V

STATIC ELECTRICAL CHARACTERISTICS

 $V_{CC} = +2V$, $T_{AMB} = +25^{\circ}C$, Reset to V_{CC} (Unless otherwise specified)

Symbol	Parameter	TS556C - TS556I - TS556M		Unit	
Syllibol	Falanielei	Min	Тур	Max	
lcc	Supply Current (no load, High and Low States) $T_{AMB} = + 25~^{\circ}C \\ T_{MIN} \leq T_{AMB} \leq T_{MAX}$	-	130	400 400	μΑ
V _{CL}	Control Voltage T _{AMB} = + 25 °C T _{MIN} ≤ T _{AMB} ≤ T _{MAX}	1.2 1.1	1.3	1.4 1.5	V
V _{DIS}	Discharge Saturation Voltage ($I_{DIS} = 1 \text{mA}$) $T_{AMB} = +25 ^{\circ}\text{C}$ $T_{MIN} \le T_{AMB} \le T_{MAX}$	-	0.05 -	0.2 0.25	V
V _{OL}	Low Level Output Voltage (I_{SINK} = 1mA) T_{AMB} = + 25 °C T_{MIN} \leq T_{AMB} \leq T_{MAX}	-	0.1	0.3 0.35	V
V _{OH}	High Level Output Voltage ($I_{SOURCE} = -0.3mA$) $T_{AMB} = +25$ °C $T_{MIN} \le T_{AMB} \le T_{MAX}$	1.5 1.5	1.9	-	V
V _{TRIG}	Trigger Voltage $T_{AMB} = +25^{\circ}\text{C}$ $T_{MIN} \leq T_{AMB} \leq T_{MAX}$	0.4 0.3	0.67	0.95 1.05	V
I _{TRIG}	Trigger Current	-	10	-	pA
I _{TH}	Threshold Current	-	10	-	pA
V _{RESET}	Reset Voltage $T_{AMB} = + 25 ^{\circ}C$ $T_{MIN} \le T_{AMB} \le T_{MAX}$	0.4 0.3	1.1	1.5 2.0	V
I _{RESET}	Reset Current	-	10	-	pΑ
I _{DIS}	Discharge Pin Leakage Current	-	1	100	nA

STATIC ELECTRICAL CHARACTERISTICS (continued)

 $V_{CC} = +5V$, $T_{AMB} = +25^{\circ}C$, Reset to V_{CC} (Unless otherwise specified)

Symbol	Parameter	TS556	Unit		
	- arameter	Min	Тур	Max	
Icc	Supply Current (no load, High and Low States) $T_{AMB} = + 25~^{\circ}C$ $T_{MIN} \leq T_{AMB} \leq T_{MAX}$	-	220	500 500	μА
V _{CL}	Control Voltage T _{AMB} = + 25 °C T _{MIN} ≤ T _{AMB} ≤ T _{MAX}	2.9 2.8	3.3	3.8 3.9	V
V _{DIS}	Discharge Saturation Voltage (I_{DIS} = 10mA) T_{AMB} = + 25 °C T_{MIN} \leq T_{AMB} \leq T_{MAX}	-	0.2	0.3 0.35	V
V _{OL}	Low Level Output Voltage ($I_{SINK} = 8mA$) $T_{AMB} = +25$ °C $T_{MIN} \le T_{AMB} \le T_{MAX}$	-	0.3	0.6 0.8	V
V _{OH}	High Level Output Voltage (I _{SOURCE} = -2mA) T _{AMB} = + 25 °C T _{MIN} ≤ T _{AMB} ≤ T _{MAX}	4.4 4.4	4.6	-	V
V _{TRIG}	Trigger Voltage T _{AMB} = +25 °C T _{MIN} ≤ T _{AMB} ≤ T _{MAX}	1.36 1.26	1.67	1.96 2.06	V
I _{TRIG}	Trigger Current	-	10	-	рА
l _{TH}	Threshold Current	-	10	-	pA
V _{RESET}	Reset Voltage $T_{AMB} = +25 ^{\circ}C$ $T_{MIN} \leq T_{AMB} \leq T_{MAX}$	0.4 0.3	1.1	1.5 2.0	V
I _{RESET}	Reset Current	-	10	-	pA
I _{DIS}	Discharge Pin Leakage Current	-	1	100	nA

STATIC ELECTRICAL CHARACTERISTICS (continued)

 $V_{CC} = +12V$, $T_{AMB} = +25^{\circ}C$, Reset to V_{CC} (Unless otherwise specified)

Symbol	Parameter	TS556	Unit		
Cyllibol	T drameter	Min	Тур	Max	J
Icc	Supply Current (no load, High and Low States) $T_{AMB} = + 25 ^{o}C$ $T_{MIN} \leq T_{AMB} \leq T_{MAX}$		340	800 800	μА
V _{CL}	Control Voltage T _{AMB} = + 25 °C T _{MIN} ≤ T _{AMB} ≤ T _{MAX}	7.4 7.3	8 -	8.6 8.7	V
V _{DIS}	Discharge Saturation Voltage ($I_{DIS} = 80mA$) $T_{AMB} = + 25$ °C $T_{MIN} \le T_{AMB} \le T_{MAX}$	-	0.9	1.6 2.0	V
V _{OL}	Low Level Output Voltage ($I_{SINK} = 50mA$) $T_{AMB} = + 25$ °C $T_{MIN} \le T_{AMB} \le T_{MAX}$	-	1.2	2 2.8	V
V _{OH}	$ \begin{aligned} & \text{High Level Output Voltage (I}_{\text{SOURCE}} = \text{-10mA}) \\ & T_{\text{AMB}} = + 25 ^{\text{O}}\text{C} \\ & T_{\text{MIN}} \leq T_{\text{AMB}} \leq T_{\text{MAX}} \end{aligned} $	10.5 10.5	11	-	V
V _{TRIG}	$ \begin{aligned} & \text{Trigger Voltage} \\ & \text{T}_{\text{AMB}} = + 25 ^{\circ}\text{C} \\ & \text{T}_{\text{MIN}} \leq \text{T}_{\text{AMB}} \leq \text{T}_{\text{MAX}} \end{aligned} $	3.2 3.1	4 -	4.8 4.9	V
I _{TRIG}	Trigger Current	~	10	-	рА
I _{TH}	Threshold Current	-	10	-	pA
V _{RESET}	Reset Voltage T _{AMB} = + 25 °C T _{MIN} ≤ T _{AMB} ≤ T _{MAX}	0.4 0.3	1.1	1.5 2.0	V
I _{RESET}	Reset Current	-	10	-	рА
I _{DIS}	Discharge Pin Leakage Current	-	1	100	nA

DYNAMIC ELECTRICAL CHARACTERISTICS


 $T_{AMB} = +25^{\circ}C$, Reset to V_{CC} (Unless otherwise specified)

Symbol	Parameter		TS556C - TS556I - TS556M			
	rarameter	Min	Тур	Max	Unit	
	Timing Accuracy (Monostable) - R = 10 k Ω , C = 0.1 μ F - (Note 1) V_{CC} = +2V V_{CC} = +5V V_{CC} = +12V		1 2 4		%	
	Timing Shift with supply voltage variations (Monostable) R = 10 k Ω , C = 0.1 μ F , V _{CC} = +5V \pm 1V	-	0.38	-	%/V	
	Timing Shift with temperature $T_{MIN} \le T_{AMB} \le T_{MAX} \ , \ V_{CC} = +5V$	-	75	-	ppm/ °C	
f _{MAX}	Maximum astable frequency $R_A = \ 470\Omega \ , \ R_B = \ 200\Omega \ , \ C = \ 200 \ pF \ , \ V_{CC} = +5V$	-	2.7	-	MHz	
	Astable frequency accuracy - (Note 2) $R_{A=} = R_{B} = 1 k \Omega \ \ to \ 100 k \Omega \ , \ C = 0.1 \mu F$ $V_{CC} = +5 V$ $V_{CC} = +12 V$	-	3 3	-	%	
	Timing Shift with supply voltage variations (Astable mode) $R_A=\ R_B=1k\Omega\ to\ 100k\Omega\ ,\ C=0.1\mu F\ ,\ V_{CC}=+5\ to\ +12V$	-	0.1	-	%/V	
tr	Output Rise Time (V _{CC} = +5V , C _{LOAD} = 10pF)	-	25	-	ns	
tf	Output Fall Time (V _{CC} = +5V , C _{LOAD} = 10pF)	-	20	-	ns	
t _{PD}	Trigger Propagation Delay (V _{CC} = +5V)	-	100	-	ns	
t _{RPW}	Minimum Reset Pulse Width (V _{TRIG} = +5V)	-	350	-	ns	

Notes : 1. See Figure 1 2. See Figure 2

TYPICAL CHARACTERISTICS

Figure 1 : Supply Current (each timer) versus Supply Voltage.




S90TS556-F1

APPLICATION INFORMATION

MONOSTABLE OPERATION

In the monostable mode, the timer functions as a one-shot. Referring to figure 2 the external capacitor is initially held discharged by a transistor inside the timer.

Figure 2.



The circuit triggers on a negative-going input signal when the level reaches $1/3\ V_{CC}$. Once triggered, the

circuit remains in this state until the set time has elapsed, even if it is triggered again during this interval. The duration of the output HIGH state is given by $t = 1.1 \text{ R} \times \text{C}$.

Notice that since the charge rate and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply. Applying a negative pulse simultaneously to the Reset terminal (pin 4 or 10) and the Trigger terminal (pin 6 or 8) during the timing cycle discharges the external capacitor and causes the cycle to start over. The timing cycle now starts on the positive edge of the reset pulse. During the time the reset pulse is applied, the output is driven to its LOW state.


When a negative trigger pulse is applied to the trigger terminal, the flip-flop is set, releasing the short circuit across the external capacitor and driving the output HIGH. The voltage across the capacitor increases exponentially with the time constant $\tau=R \times C$.

When the voltage across the capacitor equals 2/3 V_{CC}, the comparator resets the flip-flop which then discharges the capacitor rapidly and drives the output to its LOW state.

Figure 3 shows the actual waveforms generated in this mode of operation.

When Reset is not used, it should be tied high to avoid any possible or false triggering.

Figure 3.



S90TS556-F3


ASTABLE OPERATION

When the circuit is connected as shown in figure 4, it triggers itself and free runs as a multivibrator. The external capacitor charges through $R_{\rm A}$ and $R_{\rm B}$ and discharges through $R_{\rm B}$ only. Thus the duty cycle may be precisely set by the ratio of these two resistors.

In the astable mode of operation, C charges and discharges between 1/3 $V_{\rm CC}$ and 2/3 $V_{\rm CC}$. As in the triggered mode, the charge and discharge times and therefore frequency, are independent of the supply voltage.

Figure 5 shows actual waveforms generated in this mode of operation.

Figure 4.



The charge time (output HIGH) is given by :

 $t1 = 0.693 (R_A + R_B) C$

and the discharge time (output LOW) by :

 $t2 = 0.693 (R_B) C$

Thus the total period T is given by :


 $T = t1 + t2 = 0.693 (R_A + 2R_B) C$

The frequency of oscillation is then:

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B)C}$$

The duty cycle is given by : $D = \frac{R_B}{R_A + 2R_B}$

Figure 5.




S90TS556-F5


PACKAGES

DIM.	mm			inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Α			1.75			0.069	
a1	0.1		0.25	0.004		0.010	
a2			1.65			0.065	
аЗ	0.65		0.85	0.026		0.033	
b	0.35		0.48	0.014		0.019	
b1	0.19		0.25	0.007		0.010	
С	0.25		0.5	0.010		0.020	
с1	45° (typ.)						
D	4.8		5.0	0.189		0.197	
Е	5.8		6.2	0.228		0.244	
е		1.27			0.050		
еЗ		3.81			0.150		
F	3.8		4.0	0.15		0.157	
L	0.4		1.27	0.016		0.050	
М			0.6			0.024	
S	8° (max.)						



OUTLINE AND MECHANICAL DATA







DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			1.75			0.069
a1	0.1		0.2	0.004		0.008
a2			1.6			0.063
b	0.35		0.46	0.014		0.018
b1	0.19		0.25	0.007		0.010
С		0.5			0.020	
c1			45°	(typ.)		
D	8.55		8.75	0.336		0.344
Е	5.8		6.2	0.228		0.244
е		1.27			0.050	
е3		7.62			0.300	
F	3.8		4.0	0.15		0.157
G	4.6		5.3	0.181		0.208
L	0.5		1.27	0.020		0.050
М			0.68			0.027
S	8° (max.)					




OUTLINE AND MECHANICAL DATA






DIM.		mm		inch				
JIIVI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Α			1.75			0.069		
a1	0.1		0.2	0.004		0.008		
a2			1.6			0.063		
b	0.35		0.46	0.014		0.018		
b1	0.19		0.25	0.007		0.010		
С		0.5			0.020			
c1		45° (typ.)						
D	9.8		10	0.386		0.394		
E	5.8		6.2	0.228		0.244		
е		1.27			0.050			
еЗ		8.89			0.350			
F	3.8		4.0	0.150		0.157		
G	4.6		5.3	0.181		0.209		
L	0.5		1.27	0.020		0.050		
М			0.62			0.024		
S			8° (r	nax.)				









DIM.		mm		inch		
Silvi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			2.65			0.104
a1	0.1		0.2	0.004		0.008
a2			2.45			0.096
b	0.35		0.49	0.014		0.019
b1	0.23		0.32	0.009		0.012
С		0.5			0.020	
c1			45°	(typ.)		
D	10.1		10.5	0.397		0.413
E	10.0		10.65	0.393		0.419
е		1.27			0.050	
еЗ		8.89			0.350	
F	7.4		7.6	0.291		0.300
G	8.8		9.15	0.346		0.360
L	0.5		1.27	0.020		0.050
М			0.75			0.029
S			8° (r	nax.)		









DIM.		mm		inch		
Diwi,	MIN.	TYP.	MAX.	MIN.	TYP.	мах.
Α			2.65			0.104
a1	0.1		0.2	0.004		0.008
a2			2.45			0.096
b	0.35		0.49	0.014		0.019
b1	0.23		0.32	0.009		0.013
С		0.5			0.020	
c1			45° ((typ.)		
D	12.6		13.0	0.496		0.510
Е	10		10.65	0.394		0.419
е		1.27			0.050	
е3		11.43			0.450	
F	7.4		7.6	0.291		0.300
L	0.5		1.27	0.020		0.050
М			0.75			0.030
S			8° (r	nax.)		









DIM.		mm		inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			2.65			0.104
a1	0.1		0.3	0.004		0.012
b	0.35		0.49	0.014		0.019
b1	0.23		0.32	0.009		0.013
С		0.5			0.020	
с1			45°	(typ.)		
D	17.7		18.1	0.697		0.713
E	10		10.65	0.394		0.419
е		1.27			0.050	
e3		16.51			0.65	
F	7.4		7.6	0.291		0.299
L	0.4		1.27	0.016		0.050
S			8° (r	nax.)		









DIM.	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	mm			inch		
Dilvi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Α		3.32			0.131		
a1	0.51			0.020			
В	1.15		1.65	0.045		0.065	
b	0.356		0.55	0.014		0.022	
b1	0.204		0.304	0.008		0.012	
D			10.92			0.430	
E	7.95		9.75	0.313		0.384	
е		2.54			0.100		
e3		7.62			0.300		
e4		7.62			0.300		
F			6.6			0.260	
l			5.08			0.200	
L	3.18		3.81	0.125		0.150	
Z			1.52			0.060	









DIM.		mm		inch		
Dini.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α		3.3			0.130	
a1	0.7			0.028		
В	1.39		1.65	0.055		0.065
B1	0.91		1.04	0.036		0.041
b		0.5			0.020	
b1	0.38		0.5	0.015		0.020
D			9.8			0.386
E		8.8			0.346	
е		2.54			0.100	
e3		7.62	ł	-	0.300	
e4		7.62			0.300	
F			7.1			0.280
1			4.8			0.189
L		3.3			0.130	
Z	0.44		1.6	0.017		0.063









DIM.		mm		inch		
	MIN.	TYP.	мах.	MIN.	TYP.	MAX.
a1	0.51			0.020		
В	1.39		1.65	0.055		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
E		8.5			0.335	
е		2.54			0.100	
е3		15.24			0.600	
F			7.1			0.280
ı			5.1			0.201
L		3.3			0.130	
Z	1.27		2.54	0.050		0.100









DIM.	2	mm		inch			
	MIN.	TYP.	мах.	MIN.	TYP.	MAX.	
a1	0.51			0.020			
В	0.77		1.65	0.030		0.065	
b		0.5			0.020		
b1		0.25			0.010		
D			20			0.787	
E		8.5			0.335		
е		2.54			0.100		
e3		17.78			0.700		
F			7.1			0.280	
1			5.1			0.201	
L		3.3			0.130		
Z			1.27			0.050	









DIM.		mm		inch			
	MIN.	TYP.	мах.	MIN.	TYP.	мах.	
a1	0.51			0.020			
В	0.85		1.4	0.033		0.055	
b		0.5			0.020		
b1	0.38		0.5	0.015		0.020	
D			20			0.787	
E		8.8	,		0.346		
е		2.54			0.100		
e3		17.78			0.700		
F			7.1			0.280	
ı			5.1			0.201	
L		3.3			0.130		
Z			1.27			0.050	









DIM.	man may be	mm			inch	
Dilyi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	3.8		4.05	0.150		0.159
a1	1.5		1.75	0.059		0.069
b	0.55		0.6	0.022		0.024
b1	0.3		0.35	0.012		0.014
С		1.32			0.052	
с1		0.94			0.037	
D	19.2		19.9	0.756		0.783
Е	16.8	17.2	17.6	0.661	0.677	0.693
E1	4.86		5.56	0.191		0.219
E2	10.11		10.81	0.398		0.426
е	2.29	2.54	2.79	0.090	0.100	0.110
e3	17.43	17.78	18.13	0.686	0.700	0.714
e4		7.62			0.300	
e5	7.27	7.62	7.97	0.286	0.300	0.314
e6	12.35	12.7	13.05	0.486	0.500	0.514
F	6.3		7.1	0.248		0.280
G		9.8			0.386	
1	7.8		8.6	0.307		0.339
K	6.1		6.5	0.240		0.256
L	2.5		2.9	0.098		0.114
М	2.5		3.1	0.098		0.122









DIM.		mm		inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
a1	0.254			0.010			
В	1.39	,	1.65	0.055		0.064	
b		0.46			0.018		
b1		0.25			0.010		
D			23.24			0.914	
E		8.5			0.335		
е		2.54			0.100		
e3		20.32			0.800		
F			7.1			0.280	
I			3.93			0.155	
L		3.3			0.130		
Z		1.27	1.59		0.050	0.062	









DIM.		mm		inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
a1	0.51			0.020			
В	0.85		1.4	0.033		0.055	
b		0.5			0.020		
b1	0.38		0.5	0.015		0.020	
D			24.8			0.976	
E		8.8			0.346		
е		2.54			0.100		
еЗ		20.32			0.800		
F			7.1			0.280	
ı			5.1			0.201	
L		3.3			0.130		
Z			2.54			0.100	









DIM.		mm	Taraban Taraban	inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
a1	0.254			0.010			
В	1.39		1.65	0.055		0.065	
b		0.45			0.018		
b1		0.25			0.010		
D			25.4			1.000	
Е		8.5			0.335		
е		2.54			0.100		
е3		22.86			0.900		
F			7.1			0.280	
ı			3.93			0.155	
L		3.3			0.130		
Z			1.34			0.053	









DIM.		mm		inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
В	0.85		1.4	0.033		0.055
b		0.5			0.020	
b1	0.38		0.5	0.015		0.020
D			24.8			0.976
E		8.8			0.346	
е		2.54			0.100	
еЗ		22.86			0.900	
F			7.1			0.280
ı			5.1			0.201
L		3.3			0.130	
Z			1.27			0.050









DIM.		mm		inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	мах.
a1		0.63			0.025	
b		0.45			0.018	
b1	0.23		0.31	0.009		0.012
b2		1.27			0.050	
D			32.2			1.268
Е	15.2		16.68	0.598		0.657
е		2.54			0.100	
е3		27.94			1.100	
F			14.1			0.555
l		4.445			0.175	
L		3.3			0.130	









DIM.		mm		inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1		0.63			0.025	
b		0.45			0.018	
b1	0.23		0.31	0.009		0.012
b2		1.27			0.050	
D			37.34			1.470
Е	15.2		16.68	0.598		0.657
е		2.54			0.100	
e3		33.02			1.300	
F			14.1			0.555
ı		4.445			0.175	
L		3.3			0.130	









DIM.		mm		inch			
	MIN	ТҮР	MAX	MIN	ТҮР	MAX	
a1		0.63			0.025		
b		0.45			0.018		
b1	0.23		0.31	0.009		0.012	
b2		1.27			0.050		
D			52.58			2.070	
Е	15.2		16.68	0.598		0.657	
е		2.54			0.100		
e3		48.26			1.900		
F			14.1			0.555	
ı		4.445			0.175		
L		3.3			0.130		









DIM.		mm		inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
a1		0.63			0.025		
b		0.45			0.018		
b1	0.23		0.31	0.009		0.012	
b2		1.27			0.050		
D			62.74	,		2.470	
Е	15.2		16.68	0.598		0.657	
е		2.54			0.100		
еЗ		58.42			2.300		
F			14.1			0.555	
1		4.445			0.175		
L.		3.3			0.130		









DIM.		mm		inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	7.4		7.8	0.291		0.307
В	10.5		10.8	0.413		0.425
b	0.7		0.9	0.028		0.035
b1	0.49		0.75	0.019		0.030
С	2.4		2.7	0.094		0.106
c1		1.2			0.047	
D	15.7			0.618		
е		2.2			0.087	
e3		4.4			0.173	
F		3.8			0.150	
G	3		3.2	0.118		0.126
Н			2.54			0.100









DIM.		mm		inch			
Dilvi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Α			7.1			0.280	
a1	2.7		3	0.106		0.118	
В			24.8			0.976	
b1		0.5			0.020		
b3	0.85		1.6	0.033		0.063	
С		3.3			0.130		
с1		0.43			0.017		
c2		1.32			0.052		
D			21.2			0.835	
d1		14.5			0.571		
е		2.54			0.100		
е3		20.32			0.800		
L	3.1			0.122			
L1		3			0.118		
L2		17.6			0.693		
L3			0.25			0.010	
М		3.2			0.126		
N		1			0.039		









DIM.		mm			inch	
Diwi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			4.8			0.189
С			1.37			0.054
D	2.4		2.8	0.094		0.110
D1	1.2		1.35	0.047		0.053
Е	0.35		0.55	0.014		0.022
F	0.8		1.05	0.031		0.041
F2	1.15		1.4	0.045		0.055
G	4.95	5.08	5.21	0.195	0.200	0.205
H2			10.4			0.409
НЗ	10.05		10.4	0.396		0.409
L2		16.2			0.638	
L3	26.3	26.7	27.1	1.035	1.051	1.067
L5	2.6		3	0.102		0.118
L6	15.1		15.8	0.594		0.622
L7	6		6.6	0.236		0.260
Dia	3.65		3.85	0.144		0.152









DIM.		mm			inch	
Diwi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			4.8			0.189
С			1.37			0.054
D	2.4		2.8	0.094	-	0.110
D1	1.2		1.35	0.047		0.053
Е	0.35		0.55	0.014		0.022
F	0.8		1.05	0.031		0.041
F1	1		1.4	0.039		0.055
G	3.2	3.4	3.6	0.126	0.134	0.142
G1	6.6	6.8	7	0.260	0.268	0.276
H2			10.4			0.409
НЗ	10.05		10.4	0.396		0.409
L		14.2			0.559	
L1		6			0.236	
L2		14.8			0.583	
L3	3.6		4.2	0.142		0.165
L5	2.6		3	0.102		0.118
L6	15.1		15.8	0.594		0.622
L7	6		6.6	0.236		0.260
Dia	3.65		3.85	0.144		0.152









DIM.		mm		inch		
Diwi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			4.8			0.189
С			1.37			0.054
D	2.4		2.8	0.094		0.110
D1	1.2		1.35	0.047		0.053
E	0.35		0.55	0.014		0.022
F	0.8		1.05	0.031		0.041
F1	1		1.4	0.039		0.055
G	3.2	3.4	3.6	0.126	0.134	0.142
G1	6.6	6.8	7	0.260	0.268	0.276
H2			10.4			0.409
НЗ	10.05		10.4	0.396		0.409
L		17.85			0.703	
L1		15.75			0.620	
L2		21.4			0.843	
L3		22.5			0.886	
L5	2.6		3	0.102		0.118
L6	15.1		15.8	0.594		0.622
L7	6		6.6	0.236		0.260
М		4.5			0.177	
M1		4			0.157	
Dia	3.65		3.85	0.144		0.152









DIM.		mm		inch			
Ulivi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Α			4.8			0.189	
С			1.37			0.054	
D	2.4		2.8	0.094		0.110	
D1	1.2		1.35	0.047		0.053	
E	0.35		0.55	0.014		0.022	
F	0.6		0.8	0.024		0.031	
F1			0.9			0.035	
G	2.41	2.54	2.67	0.095	0.100	0.105	
G1	4.91	5.08	5.21	0.193	0.200	0.205	
G2	7.49	7.62	7.8	0.295	0.300	0.307	
H2			10.4			0.409	
НЗ	10.05	,	10.4	0.396		0.409	
L		14.2			0.559		
L1		4.4			0.173		
L2		15.8			0.622		
L3		5.1			0.201		
L5	2.6		3	0.102		0.118	
L6	15.1		15.8	0.594		0.622	
L7	6		6.6	0.236		0.260	
L9		4.44			0.175		
Dia	3.65		3.85	0.144		0.152	









DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α,			4.8			0.189
Ç			1.37			0.054
В	2.4		2.8	0.094		0.110
D1	1.2		1.35	0.047		0.053
E	0.35		0.55	0.014		0.022
F	0.6		0.8	0.024		0.031
F1			0.9			0.035
G	2.41	2.54	2.67	0.095	0.100	0.105
G1	4.91	5.08	5.21	0.193	0.200	0.205
G2	7.49	7.62	7.8	0.295	0.300	0.307
H2			10.4			0.409
НЗ	10.05		10.4	0.396		0.409
L		16.97			0.668	
L1	-	14.92			0.587	
L2		21.54			0.848	
L3		22.62			0.891	
_L5	2.6		3	0.102		0.118
L6	15.1		15.8	0.594		0.622
L7	6		6.6	0.236		0.260
М		2.8			0.110	
M1		5.08			0.200	
Dia	3.65		3.85	0.144		0.152









DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			5			0.197
В			2.65			0.104
С			1.6			0.063
D		1			0.039	
Е	0.49		0.55	0.019		0.022
F	0.88		0.95	0.035		0.037
G	1.57	1.7	1.83	0.062	0.067	0.072
G1	16.87	17	17.13	0.664	0.669	0.674
H1	19.6			0.772		
H2			20.2			0.795
L	21.5		22.3	0.846		0.878
L1	21.4		22.2	0.843		0.874
L2	17.4		18.1	0.685		0.713
L3	17.25	17.5	17.75	0.679	0.689	0.699
L4	10.3	10.7	10.9	0.406	0.421	0.429
L7	2.65		2.9	0.104		0.114
М	4.1	4.3	4.5	0.161	0.169	0.177
M1	4.88	5.08	5.3	0.192	0.200	0.209
S	1.9		2.6	0.075		0.102
S1	1.9		2.6	0.075		0.102
Dia1	3.65		3.85	0.144		0.152









DIM.	mm			inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Α			5			0.197	
В			2.65			0.104	
С			1.6			0.063	
Ε	0.49		0.55	0.019		0.022	
F	0.66		0.75	0.026		0.030	
G	1.14	1.27	1.4	0.045	0.050	0.055	
G1	17.57	17.78	17.91	0.692	0.700	0.705	
H1	19.6			0.772			
H2			20.2			0.795	
L		20.57			0.810		
L1		18.03			0.710		
L2		2.54			0.100		
L3	17.25	17.5	17.75	0.679	0.689	0.699	
L4	10.3	10.7	10.9	0.406	0.421	0.429	
L5		5.28			0.208		
L6		2. 3 8			0.094		
L7	2.65		2.9	0.104		0.114	
S	1.9		2.6	0.075		0.102	
S1	1.9		2.6	0.075		0.102	
Dia1	3.65		3.85	0.144		0.152	









DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			5			0.197
В			2.65			0.104
С			1.6			0.063
D		1			0.039	
E	0.49		0.55	0.019		0.022
F	0.66		0.75	0.026		0.030
G	1.14	1.27	1.4	0.045	0.050	0.055
G1	17.57	17.78	17.91	0.692	0.700	0.705
H1	19.6			0.772		
H2			20.2			0.795
L	22.1		22.6	0.870		0.890
L1	22		22.5	0.866		0.886
L2	17.65		18.1	0.695		0.713
L3	17.25	17.5	17.75	0.679	0.689	0.699
L4	10.3	10.7	10.9	0.406	0.421	0.429
L7	2.65		2.9	0.104		0.114
М	4.2	4.3	4.6	0.165	0.169	0.181
M1	4.5	5.08	5.3	0.177	0.200	0.209
s	1.9		2.6	0.075		0.102
S1	1.9		2.6	0.075		0.102
Dia1	3.65		3.85	0.144		0.152











EUROPE

DENMARK

2730 HERLEV

Herlev Torv, 4 Tel. (45-42) 94.85.33 Telex: 35411 Telefax: (45-42) 948694

FINLAND

LOHJA SF-08150

Karjalankatu, 2 Tel. 12.155.11 Telefax. 12.155.66

FRANCE

94253 GENTILLY Cedex

7 - avenue Gallieni - BP. 93 Tel.: (33-1) 47.40.75.75 Telex: 632570 STMHQ Telefax: (33-1) 47.40.79.10

67000 STRASBOURG

20, Place des Halles Tel. (33) 88.75.50.66 Telex: 870001F Telefax: (33) 88.22.29.32

GERMANY

6000 FRANKFURT

Gutleutstrasse 322 Tel. (49-69) 237492-3 Telex: 176997 689 Telefax: (49-69) 231957 Teletex: 6997689=STVBP

8011 GRASBRUNN

Bretonischer Ring 4 Neukeferloh Technopark Tel.: (49-89) 46006-Ò Telex: 528211 Telefax: (49-89) 4605454 Teletex: 897107≈STDISTR

3000 HANNOVER 51

Rotenburger Strasse 28A Tel. (49-511) 615960 Telex 175118418 Teletex: 5118418 CSFBEH Telefax: (49-511) 6151243

5202 HENNEF

Reuther Strasse 1A-C Tel. (02242) 6088/6089 (02242) 4019/4010 Telefax: (02242) 84181

8500 NÜRNBERG 20

Erlenstegenstrasse, 72 Tel.: (49-911) 59893-0 Telex: 626243 Telefax: (49-911) 5980701

7000 STUTTGART 1

Oberer Kirchhaldenweg 135 Tel. (49-711) 692041 Telex: 721718 Telefax: (49-711) 691408

ITALY

20090 ASSAGO (MI)

V.le Milanofiori - Strada 4 - Palazzo A/4/A Tel. (39-2) 89213.1 (10 linee) Telex: 330131 - 330141 SGSAGR Telefax: (39-2) 8250449

40033 CASALECCHIO DI RENO (BO)

Via R. Fucini, 12 Tel. (39-51) 591914 Telex: 512442 Telefax: (39-51) 591305

00161 ROMA

Via A. Torlonia, 15 Tel. (39-6) 8443341 Telex: 620653 SGSATE I Telefax: (39-6) 8444474

NETHERLANDS

5652 AR EINDHOVEN

Meerenakkerweg Tel.: (31-40) 550015 Telex: 51186 Telefax: (31-40) 528835

SPAIN

08021 BARCELONACalle Platon, 6 4th Floor, 5th Door
Tel. (34-3) 4143300-4143361 Telefax: (34-3) 2021461

28027 MADRID

Calle Albacete, 5 Tel. (34-1) 4051615 Telex: 46033 TCCEE Telefax: (34-1) 4031134

SWEDEN

S-16421 KISTA

Borgarfjordsgatan, 13 - Box 1094 Tel.: (46-8) 7939220 Telex: 12078 THSWS Telefax: (46-8) 7504950

SWITZERLAND

1218 GRAND-SACONNEX (GENEVA)

Chemin Francois-Lehmann, 18/A Tel. (41-22) 7986462 Telex: 415493 STM CH Telefax: (41-22) 7984869

UNITED KINGDOM and EIRE

MARLOW, BUCKS

Planar House, Parkway Globe Park Tel.: (44-628) 890800 Telex: 847458 Telefax: (44-628) 890391

AMERICAS

BRAZIL

05413 SÃO PAULO

R. Henrique Schaumann 286-CJ33 Tel. (55-11) 883-5455 Telex: (391)11-37988 "UMBR BR" Telefax: 11-551-128-22367

U.S.A.

NORTH & SOUTH AMERICAN MARKETING HEADQUARTERS 1000 East Bell Road Phoenix, AZ 85022 (1)-(602) 867-6100

SALES COVERAGE BY STATE

ALABAMA

Huntsville - (205) 533-5995

ARIZONA

Phoenix - (602) 867-6217

CALIFORNIA

Santa Ana - (714) 957-6018 San Jose - (408) 452-8585

COLORADO

Boulder (303) 449-9000

Schaumburg - (708) 517-1890

INDIANA

Kokomo - (317) 459-4700

MASSACHUSETTS

Lincoln - (617) 259-0300

MICHIGAN

Livonia - (313) 462-4030

NEW JERSEY

Voorhees - (609) 772-6222

NEW YORK

Poughkeepsie - (914) 454-8813

NORTH CAROLINA

Raleigh - (919) 787-6555

TEYAS

Carrollton - (214) 466-8844

FOR RF AND MICROWAVE POWER TRANSISTORS CON-TACT THE FOLLOWING REGIONAL

OFFICE IN THE U.S.A.

PENNSYLVANIA

Montgomeryville - (215) 362-8500

ASIA / PACIFIC

AUSTRALIA

NSW 2027 EDGECLIFF

Suite 211, Edgecliff centre 203-233, New South Head Road Tel. (61-2) 327.39.22 Telex: 071 126911 TCAUS Telefax: (61-2) 327.61.76

HONG KONG

WANCHAI

22nd Floor - Hopewell centre 183 Queen's Road East Tel. (852-5) 8615788 Telex: 60955 ESGIES HX Telefax: (852-5) 8656589

INDIA

NEW DELHI 110001

LiasonOffice 62, Upper Ground Floor World Trade Centre Barakhamba Lane Tel. 3715191 Telefax: 3715192

MALAYSIA

PULAU PINANG 10400

4th Floor - Suite 4-03 Bangunan FOP-123D Jalan Anson Tel. (04) 379735 Telefax (04) 379816

KOREA

SEOUL 121

8th floor Shinwon Building 823-14, Yuksam-Dong Kang-Nam-Gu Tel. (82-2) 553-0399 Telex: SGSKOR K29998 Telefax: (82-2) 552-1051

SINGAPORE

SINGAPORE 2056

28 Ang Mo Kio - Industrial Park 2 Tel. (65) 4821411 Telex: RS 55201 ESGIES Telefax: (65) 4820240

TAIWAN

TAIPEI

12th Floor 571, Tun Hua South Road Tel. (886-2) 755-4111 Telex: 10310 ESGIE TW Telefax: (886-2) 755-4008

JAPAN

TOKYO 108

Nisseki - Takanawa Bld. 4F 2-18-10 Takanawa Minato-Ku Tel. (81-3) 3280-4121 Telefax: (81-3) 3280-4131

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

Cover design by Keith & Koppel, Segrate, Italy Typesetting and layout on Desk Top Publishing Printed by Grafiche Moretti. Segrate. Italy © 1991 SGS-THOMSON Microelectronics - Printed in Italy - All Rights Reserved

Purchase of I²C Components of SGS-THOMSON Microelectronics, conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conformes to the I²C Standard Specifications as defined by Philips.

MICROWIRE is a registered Trademark of National Semiconductor
MULTIWATT, PENTAWATT, are registered Trademarks of the SGS-THOMSON Group
CLIPWATT, HEPTAWATT, are Trademarks of the SGS-THOMSON Group

SGS-THOMSON Microelectronics GROUP OF COMPANIES

- Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - United Kingdom - U.S.A.

